FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
3,255 Commits 1 Branch 0 Tags
Commit Graph

3255 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
218d3f1b0f Add assert for error_bad_fcs signal 2015-02-26 19:05:56 -08:00
Alex Forencich
bfe6c37ca9 Add ethernet FCS inserter and checker 2015-02-26 19:00:33 -08:00
Alex Forencich
bf847ff540 Update readme 2015-02-26 16:14:09 -08:00
Alex Forencich
da04654196 Add Ethernet FCS calculator modules 2015-02-26 16:11:04 -08:00
Alex Forencich
43fe36087c Update readme 2015-02-26 16:04:57 -08:00
Alex Forencich
9265ab0946 Properly handle eth_fcs of None 2015-02-26 15:58:20 -08:00
Alex Forencich
c25c35d198 Add Ethernet CRC modules 2015-02-25 14:40:26 -08:00
Alex Forencich
f3ea7cd8ac Add FCS field to eth_ep 2015-02-24 20:26:24 -08:00
Alex Forencich
7775733120 merged changes in axis 2014-12-03 21:48:34 -08:00
Alex Forencich
8582ab0749 Update readme 2014-12-03 19:00:12 -08:00
Alex Forencich
3c7e3b0424 Add SRL register module and testbench 2014-12-03 18:51:46 -08:00
Alex Forencich
10fd51f192 Add SRL FIFO module and testbench 2014-12-03 18:49:33 -08:00
Alex Forencich
385e358c08 Use non-broken myhdl 2014-12-03 18:02:53 -08:00
Alex Forencich
a545ed5170 merged changes in axis 2014-12-03 13:55:08 -08:00
Alex Forencich
b83dd34185 Fix register names 2014-12-03 13:15:13 -08:00
Alex Forencich
51a3f77283 merged changes in axis 2014-11-21 10:43:52 -08:00
Alex Forencich
fbcbbe3a69 Remove adder tree 2014-11-21 10:43:20 -08:00
Alex Forencich
684c0b9c8a merged changes in axis 2014-11-21 01:07:43 -08:00
Alex Forencich
63f6e96492 Add tuser signal to crosspoint module 2014-11-21 01:07:02 -08:00
Alex Forencich
27cb9609f1 clog2 does not work in localparam in XST 2014-11-21 01:06:24 -08:00
Alex Forencich
d60844a399 Update readme 2014-11-21 00:20:54 -08:00
Alex Forencich
32a66ed014 Update readme 2014-11-21 00:15:30 -08:00
Alex Forencich
4a228f06c5 Add IP complete module and testbench 2014-11-21 00:03:08 -08:00
Alex Forencich
9bf6f01649 Add 2 port Ethernet mux components 2014-11-21 00:02:20 -08:00
Alex Forencich
96b6e7ca96 Ignore transient requests 2014-11-21 00:00:27 -08:00
Alex Forencich
d483ebb8da Drop arp request earlier 2014-11-20 23:59:54 -08:00
Alex Forencich
a8bb020839 Reorder includes 2014-11-20 23:51:24 -08:00
Alex Forencich
2ae3581144 Add ARP module and testbench 2014-11-20 22:55:28 -08:00
Alex Forencich
7fdb7b4f35 Add ARP cache module 2014-11-20 22:54:08 -08:00
Alex Forencich
f35ecece83 Initialize tkeep properly 2014-11-20 22:52:52 -08:00
Alex Forencich
fc6ccd97fb Rework IP modules 2014-11-20 12:11:11 -08:00
Alex Forencich
d1b6e69079 merged changes in axis 2014-11-20 00:22:30 -08:00
Alex Forencich
b07c2d63b0 Parametrize tag and counter widths 2014-11-19 23:06:43 -08:00
Alex Forencich
3dfcac97ce Update readme 2014-11-19 17:07:01 -08:00
Alex Forencich
495bb2714f Update readme 2014-11-19 16:21:02 -08:00
Alex Forencich
64f6488bf1 Add UDP demux module and testbench 2014-11-18 15:17:50 -08:00
Alex Forencich
1b69fc5eed Add UDP arbitrated mux and testbench 2014-11-18 14:53:31 -08:00
Alex Forencich
a5d68fcff9 Add UDP mux module and testbench 2014-11-18 14:41:48 -08:00
Alex Forencich
348a347616 Add IP demux and testbench 2014-11-18 12:36:12 -08:00
Alex Forencich
fbca60e65e Add IP arbitrated mux and testbench 2014-11-18 11:48:11 -08:00
Alex Forencich
f6fcec08f3 Add IP mux module and testbench 2014-11-18 11:27:34 -08:00
Alex Forencich
4db581ae3c Add ethernet demux module and testbench 2014-11-17 21:52:49 -08:00
Alex Forencich
885d847514 Rework header ready set 2014-11-17 19:27:45 -08:00
Alex Forencich
59952bd8cf Do not accept new frame until header is read 2014-11-17 18:10:35 -08:00
Alex Forencich
4d1180d74c Reverse priority in arbitrated mux 2014-11-16 02:20:44 -08:00
Alex Forencich
f1d075d974 Add enable signal 2014-11-16 02:13:43 -08:00
Alex Forencich
e534389bf2 merged changes in axis 2014-11-16 02:03:50 -08:00
Alex Forencich
0c3af7d5bb Reverse priority in arbitrated mux 2014-11-16 02:00:27 -08:00
Alex Forencich
d193ca5905 Add LSB_PRIORITY parameter 2014-11-16 01:58:17 -08:00
Alex Forencich
b123525597 Add enable signal 2014-11-16 01:38:20 -08:00