FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
2,305 Commits 1 Branch 0 Tags
Commit Graph

15 Commits

Author SHA1 Message Date
Ulrich Langenbach
0560f98e79 support more than 4k queues (workaround quartus loop iteration limit) 2021-12-16 12:09:39 -08:00
Alex Forencich
f8a24d1c46 Add attributes to RAMs for proper synthesis in Quartus 2021-11-06 16:14:22 -07:00
Alex Forencich
7ac4797336 Add default_nettype none and resetall directives 2021-10-20 21:53:39 -07:00
Alex Forencich
5d760851ac Limit queue manager pipelines to a single AXI lite operation 2021-09-05 12:46:56 -07:00
Alex Forencich
50af74aa88 Change QUEUE_LOG_SIZE_WIDTH to LOG_QUEUE_SIZE_WIDTH 2020-04-20 18:43:26 -07:00
Alex Forencich
db9e1df1fa Update pipelining to enable URAM inference 2019-12-28 01:13:57 -08:00
Alex Forencich
317aa34db5 Expose control bits 2019-11-21 15:12:49 -08:00
Alex Forencich
bee056e7d3 Fix pipelining bug 2019-09-13 13:48:48 -07:00
Alex Forencich
6d78315f81 Add queue index to queue operation response 2019-09-01 08:12:06 -07:00
Alex Forencich
e548bd0238 Initialize RAMs 2019-08-20 01:06:29 -07:00
Alex Forencich
451acd3af5 Parametrize queue RAM width 2019-08-11 15:15:55 -07:00
Alex Forencich
1e06d7cca7 Clean up pipeline parameters 2019-08-11 09:55:10 -07:00
Alex Forencich
46fe4bbd97 Remove extraneous code 2019-08-11 00:34:50 -07:00
Alex Forencich
26f6774182 Parameter updates and documentation 2019-07-27 23:47:46 -07:00
Alex Forencich
fc9a6c1c50 Add completion queue manager module and testbench 2019-07-16 00:16:07 -07:00