Alex Forencich
|
ed2d34153d
|
Use PHY rx_status signal for link status detection
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-17 00:46:05 -07:00 |
|
Alex Forencich
|
814a51a37c
|
Use 128 KB RX RAM size for 25G designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-16 13:24:56 -07:00 |
|
Alex Forencich
|
835f0d38f0
|
Update PTP subsystem to use separate clock for improved stability
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-06 17:46:16 -07:00 |
|
Alex Forencich
|
18d5c325bf
|
Fix CMAC RX PTP timestamps
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-05 23:21:11 -07:00 |
|
Alex Forencich
|
c2fea3a616
|
Add port register blocks with support for PHY link status reporting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-04 09:03:37 -07:00 |
|
Alex Forencich
|
f67c704b11
|
Update placement constraints for hierarchy changes
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-02 13:16:20 -07:00 |
|
Alex Forencich
|
cfdd6f5455
|
Decouple transmit completion handling from PTP timestamping
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-01 17:41:47 -07:00 |
|
Alex Forencich
|
53f3547ef5
|
Rework hierarchy to move port-specific logic out of mqnic_core and into mqnic_interface and new port-level modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-29 14:32:57 -07:00 |
|
Alex Forencich
|
2bd8350276
|
Add RX queue mapping module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-23 00:12:22 -07:00 |
|
Alex Forencich
|
7f8bbe30de
|
Add application ID
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-21 13:15:45 -07:00 |
|
Alex Forencich
|
ba70498518
|
fpga: Add DMA immediate connections and parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-20 15:00:58 -07:00 |
|
Alex Forencich
|
07cb1e8da7
|
fpga/mqnic/XUPP3R: Add 10G mqnic design for XUP-P3R
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-18 22:54:31 -07:00 |
|
Alex Forencich
|
1ffbd2d8d3
|
mqnic/fpga/XUPP3R: Add 10G, 25G, and 100G mqnic designs for BittWare XUP-P3R board
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-16 12:33:50 -07:00 |
|