Alex Forencich
|
9963674c61
|
Add flow control
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-09-09 19:01:36 -07:00 |
|
Alex Forencich
|
2e387d3630
|
fpga/mqnic: Ensure class code lookup assistant is disabled in PCIe core instances
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-09-05 23:44:12 -07:00 |
|
Alex Forencich
|
448fa8eb4c
|
Use SPDX
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-06-26 11:44:57 -07:00 |
|
Alex Forencich
|
c5003d0c6d
|
fpga/mqnic: Select advanced mode for Xilinx PCIe IP core config to access MSI-X settings
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-03 15:35:16 -08:00 |
|
Alex Forencich
|
f70f4d9b90
|
Use CMAC wrapper in 100G mqnic design for fb2CG@KU15P
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-11-10 11:42:07 -08:00 |
|
Alex Forencich
|
5e52a52f5e
|
fpga/mqnic: Add MIGs and HBM controllers for most boards
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 19:00:49 -07:00 |
|
Alex Forencich
|
729c3a0458
|
Update for PCIe shim changes, enable TLP straddling on US/US+ devices, and use 256 tags on US+ devices
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-08 22:07:18 -07:00 |
|
Alex Forencich
|
21b0f014a5
|
Switch to MSI-X
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-06-02 23:58:29 -07:00 |
|
Alex Forencich
|
38c85a6bcd
|
Set subsystem ID based on board, remove unnecessary configuration settings
|
2021-11-02 15:32:55 -07:00 |
|
Alex Forencich
|
31c902685a
|
Add PTP support at 100G on fb2CG@KU15P
|
2021-04-01 16:29:52 -07:00 |
|
Alex Forencich
|
15022b3d94
|
Add 100G mqnic design for fb2CG@KU15P
|
2020-09-22 23:11:25 -07:00 |
|