Alex Forencich
|
0828de78e8
|
Add DMA PSDPRAM master model and DMA PSDPRAM testbenches
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-05-28 00:42:47 -07:00 |
|
Alex Forencich
|
8b392d5127
|
Update to latest version of cocotbext-axi
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-05-06 22:37:41 -07:00 |
|
Alex Forencich
|
bc2757dde9
|
Cache clock edge events
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-01-31 16:22:05 -08:00 |
|
Alex Forencich
|
bac4e4066f
|
Use start_soon instead of fork
|
2021-12-10 17:44:37 -08:00 |
|
Alex Forencich
|
5b528158df
|
Remove deprecated assignments
|
2021-11-09 11:55:12 -08:00 |
|
Alex Forencich
|
8a7f410aaf
|
Don't read address/data if valid is not set
|
2021-11-07 19:03:10 -08:00 |
|
Alex Forencich
|
1a046d8e82
|
Update testbenches
|
2021-04-15 23:30:14 -07:00 |
|
Alex Forencich
|
77ff92f02b
|
Avoid sampling own outputs
|
2021-04-05 20:38:05 -07:00 |
|
Alex Forencich
|
04cbbeb879
|
Add bus objects for DMA RAM
|
2021-03-17 22:12:42 -07:00 |
|
Alex Forencich
|
070689692d
|
Add wr_done signal to RAM model and placeholders to DMA components
|
2021-02-24 13:47:53 -08:00 |
|
Alex Forencich
|
5f7697178b
|
Remove await ReadOnly
|
2021-02-10 18:42:32 -08:00 |
|
Alex Forencich
|
a0a5ccc0a4
|
Add cocotb testbenches
|
2020-12-19 14:10:57 -08:00 |
|