FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
2,916 Commits 1 Branch 0 Tags
Commit Graph

2916 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
30379cd8a3 Add phase tag to events and completions to avoid queue pointer reads 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-06 20:43:13 -07:00
Alex Forencich
54b3c8199c fpga/common: Add re-arm bit in tail pointer register in completion queue manager 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-06 16:58:50 -07:00
Alex Forencich
04ede2e535 fpga/common: Update port timing constraints to not mark ASYNC_REG on the first flip flop in the status sync chains for better placement flexibility 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-06 14:34:22 -07:00
Alex Forencich
c273b7f4ad mqnic: Register MIG resets 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-05 17:06:57 -07:00
Alex Forencich
394dc2d723 fpga/common: Add phase bit to queue managers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-05 01:38:46 -07:00
Alex Forencich
a8feaf2383 Advance TX/RX queue pointers based on completion records instead of MMIO reads 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-04 22:12:32 -07:00
Alex Forencich
147f09e62e scripts: Dump registers before and after running tests 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-04 18:24:27 -07:00
Alex Forencich
1a8adb646f modules/mqnic: Add ifdefs for kernel API changes related to netif_napi_add/netif_tx_napi_add 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-04-04 01:15:50 -07:00
Alex Forencich
d06fbaf178 fpga/common/tb: Rework driver model to better match C code 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-31 17:44:06 -07:00
Alex Forencich
ec1d7fe904 fpga/common/tb: Remove old interrupt handler 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-31 16:58:53 -07:00
Alex Forencich
f54fe4100a fpga/mqnic: Update Intel IP TCL files for E-Tile 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-30 13:50:59 -07:00
Alex Forencich
047b1a4cec merged changes in axi 2023-03-30 00:13:02 -07:00
Alex Forencich
38915fb533 Fix reset CDC in AXI VFIFO 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-30 00:12:13 -07:00
Alex Forencich
dd07e65330 fpga/mqnic/XUPP3R: Fix placement constraints 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-30 00:10:59 -07:00
Alex Forencich
3d06b34679 fpga: Add DRAM bandwidth test to DMA benchmark application 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-29 14:27:46 -07:00
Alex Forencich
d6bac395f3 fpga/app/dma_bench: Add DRAM test channel module 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-29 14:23:52 -07:00
Alex Forencich
4245317b15 merged changes in axi 2023-03-28 22:01:15 -07:00
Alex Forencich
59d37ee850 Add AXI virtual FIFO 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-28 20:59:47 -07:00
Alex Forencich
99ff2e81b7 Update cocotbext-axi version 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-28 19:15:40 -07:00
Alex Forencich
223c6c020d fpga/common: Add DRAM/HBM to core testbenches 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-27 18:12:50 -07:00
Alex Forencich
b9945d3986 fpga/common: Pull out core_inst to simplify setup 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-26 23:18:55 -07:00
Alex Forencich
efd6989795 Update cocotbext-axi version 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 11:12:17 -07:00
Alex Forencich
7c6c39e446 fpga/mqnic: Move implementation strategy setting into config.tcl 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:40:12 -07:00
Alex Forencich
554369b33b fpga/mqnic: Update makefile path handling 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:39:45 -07:00
Alex Forencich
853dca8c4c fpga/mqnic: Always create SLR pblocks 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:39:18 -07:00
Alex Forencich
ca07a23afc fpga/common: Add extra non-ASYNC_REG registers on transceiver resets to permit replication 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-24 21:34:42 -08:00
Alex Forencich
0f86ea9bb1 fpga/common: Remove unnecessary reset from clock info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-24 21:32:30 -08:00
Alex Forencich
1682389fd0 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:24:52 -08:00
Alex Forencich
5d298e8465 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:20:22 -08:00
Alex Forencich
24c74b3003 merged changes in pcie 2023-02-17 16:20:00 -08:00
Alex Forencich
e7953da0c0 merged changes in eth 2023-02-17 16:19:50 -08:00
Alex Forencich
93ceea327e merged changes in axi 2023-02-17 16:19:45 -08:00
Alex Forencich
00c200f881 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:18:44 -08:00
Alex Forencich
1ad973f7a7 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:05:56 -08:00
Alex Forencich
5f15cdeb24 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:05:02 -08:00
Alex Forencich
c65161e696 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:04:16 -08:00
Alex Forencich
db818b2f53 merged changes in axis 2023-02-17 16:03:28 -08:00
Alex Forencich
c6c83a7c68 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:58:34 -08:00
Alex Forencich
960a2eab61 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:56:40 -08:00
Alex Forencich
86e87c7c3b Fix PTP clock offset ns field width 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:47:47 -08:00
Alex Forencich
de3ec216a0 Fix min address width checks in AXI lite components 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:18:24 -08:00
Alex Forencich
0cba4e1917 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:03:26 -08:00
Alex Forencich
5f1ad94041 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:03:06 -08:00
Alex Forencich
5f8fb0cabc Minor documentation corrections 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:53:18 -08:00
Alex Forencich
b0fd1f3f3b Add documentation on RX queue map register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:50:08 -08:00
Alex Forencich
c396da2ebc Add documentation on clock info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:52 -08:00
Alex Forencich
e4764bc600 Add documentation on app info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:32 -08:00
Alex Forencich
96bb163038 Add documentation on port-level register blocks 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:15 -08:00
Alex Forencich
d3eb4ee473 Update documentation on operations on the RX and TX paths through the application section 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 17:22:16 -08:00
Alex Forencich
bc2757dde9 Cache clock edge events 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-31 16:22:05 -08:00