51 Commits

Author	SHA1	Message	Date
Alex Forencich	304e0b7410	Update TDMA scheduler to generate status signals and avoid producing runt outputs	2019-11-05 16:55:19 -08:00
Alex Forencich	381fd871c5	Parametrize tag widths	2019-10-31 23:25:34 -07:00
Alex Forencich	736321641f	Parametrize addressing	2019-10-31 23:24:42 -07:00
Alex Forencich	415c2b36be	Remove old code	2019-10-19 00:38:52 -07:00
Alex Forencich	8fa7e40507	Use new DMA subsystem	2019-10-17 16:02:14 -07:00
Alex Forencich	89b7eccb38	Missed some changes	2019-09-26 23:51:18 -07:00
Alex Forencich	c6e75b40a1	Don't need AXI DMA unaligned support	2019-09-23 18:11:25 -07:00
Alex Forencich	2325966973	Pull out descriptor and completion handling logic	2019-09-23 18:10:35 -07:00
Alex Forencich	6aa48f9127	Add completion op mux module	2019-09-23 14:47:09 -07:00
Alex Forencich	9219957013	Add descriptor op mux module	2019-09-23 14:47:00 -07:00
Alex Forencich	009a80aff2	Add completion write module	2019-09-23 14:44:08 -07:00
Alex Forencich	75a756e915	Add descriptor fetch module	2019-09-23 14:41:35 -07:00
Alex Forencich	2e27d6ae2f	Improve tx_scheduler_rr timing	2019-09-14 23:32:34 -07:00
Alex Forencich	bee056e7d3	Fix pipelining bug	2019-09-13 13:48:48 -07:00
Alex Forencich	132d44cd90	Increase crossbar threads count	2019-09-11 18:06:14 -07:00
Alex Forencich	5048864d86	Update tx_scheduler to handle out of order operations	2019-09-02 09:02:53 -07:00
Alex Forencich	e0a1e49d7b	Update tx_engine to return status early in case of dequeue fail	2019-09-02 08:17:09 -07:00
Alex Forencich	7f33bf4982	Update rx_engine to return length	2019-09-02 08:15:07 -07:00
Alex Forencich	ce648698ce	Enforce parameter range	2019-09-02 08:13:43 -07:00
Alex Forencich	bcfd665823	Connect queue index field in queue operation response	2019-09-01 08:29:22 -07:00
Alex Forencich	6d78315f81	Add queue index to queue operation response	2019-09-01 08:12:06 -07:00
Alex Forencich	364d835957	Split queue op tag table entry	2019-08-29 19:44:43 -07:00
Alex Forencich	ab07ab7ff7	Fix latch inference	2019-08-29 18:36:15 -07:00
Alex Forencich	d67c9ff70e	Pull out scheduler op table size parameter	2019-08-23 07:44:33 -07:00
Alex Forencich	a4132cfda7	Integrate TX checksum offload	2019-08-22 00:45:09 -07:00
Alex Forencich	3b6bca6b93	Add transmit checksum module and testbench	2019-08-21 22:57:41 -07:00
Alex Forencich	e548bd0238	Initialize RAMs	2019-08-20 01:06:29 -07:00
Alex Forencich	d977cbdac2	Add feature bits	2019-08-19 23:43:52 -07:00
Alex Forencich	c9a17cdf90	Init scheduler queue state on reset	2019-08-13 13:51:50 -07:00
Alex Forencich	94c8dabad6	Rewrite scheduler	2019-08-13 00:45:01 -07:00
Alex Forencich	aeaabfeff5	Truncate high order address bits	2019-08-13 00:41:10 -07:00
Alex Forencich	d99f40db08	Add port CSRs	2019-08-13 00:27:09 -07:00
Alex Forencich	451acd3af5	Parametrize queue RAM width	2019-08-11 15:15:55 -07:00
Alex Forencich	1e06d7cca7	Clean up pipeline parameters	2019-08-11 09:55:10 -07:00
Alex Forencich	46fe4bbd97	Remove extraneous code	2019-08-11 00:34:50 -07:00
Alex Forencich	0709e4e09f	Remove extraneous parameter	2019-07-28 16:01:05 -07:00
Alex Forencich	26f6774182	Parameter updates and documentation	2019-07-27 23:47:46 -07:00
Alex Forencich	ea7ccd182e	Move MAC out of port module	2019-07-19 23:29:03 -07:00
Alex Forencich	eb92578699	Update FIFO instances	2019-07-19 16:17:36 -07:00
Alex Forencich	4b37a4484d	Add TDMA round-robin scheduler	2019-07-19 15:40:53 -07:00
Alex Forencich	4c3f2412df	Add TDMA BERT modules and testbenches	2019-07-19 15:28:57 -07:00
Alex Forencich	ce011453d6	Add interface module	2019-07-17 16:43:12 -07:00
Alex Forencich	351404813a	Add port module	2019-07-17 16:42:39 -07:00
Alex Forencich	65f0ff28b5	Add Ethernet interface module	2019-07-17 16:41:21 -07:00
Alex Forencich	12f215fe26	Add round robin transmit scheduler	2019-07-17 16:40:35 -07:00
Alex Forencich	bda4e87371	Add event management modules	2019-07-17 16:39:59 -07:00
Alex Forencich	f94e83e520	Add transmit and receive engines	2019-07-17 16:38:57 -07:00
Alex Forencich	6100e3ad78	Add RX checksum module and testbench	2019-07-16 00:42:49 -07:00
Alex Forencich	a653f2d839	Add TDMA scheduler module and testbench	2019-07-16 00:19:22 -07:00
Alex Forencich	fc9a6c1c50	Add completion queue manager module and testbench	2019-07-16 00:16:07 -07:00