Alex Forencich
|
ed4a26e2cb
|
Update Vivado makefiles
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-07-13 18:45:01 -07:00 |
|
Alex Forencich
|
7c6c39e446
|
fpga/mqnic: Move implementation strategy setting into config.tcl
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-03-24 00:40:12 -07:00 |
|
Alex Forencich
|
554369b33b
|
fpga/mqnic: Update makefile path handling
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-03-24 00:39:45 -07:00 |
|
Alex Forencich
|
5f1e74b0e1
|
Add PROJECT variable, remove multiple stem matches
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 13:33:09 -07:00 |
|
Alex Forencich
|
7017e7d49b
|
Explicitly set top module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 12:29:01 -07:00 |
|
Alex Forencich
|
ceb6a9ca06
|
Update clean target
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 12:26:39 -07:00 |
|
Alex Forencich
|
9c98f12392
|
Write debug probes file alongside bit file
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 23:37:54 -07:00 |
|
Alex Forencich
|
9628401780
|
Normalize output file location
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 21:47:53 -07:00 |
|
Alex Forencich
|
caf2a0993b
|
fpga: Output hierarchical utilization reports
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-06 21:17:25 -07:00 |
|
Alex Forencich
|
0afe9be906
|
fpga/mqnic/VCU108: Update VCU108 design to support 25G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-26 23:26:11 -07:00 |
|