Alex Forencich
|
9834f8365c
|
Rework resource management in testbenches, driver, and utils
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-05-01 22:04:43 -07:00 |
|
Alex Forencich
|
66f5b9fcc1
|
Clean up naming in testbenches, driver, and utils
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-04-30 21:48:34 -07:00 |
|
Alex Forencich
|
bb158d568f
|
Add RX indirection table
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-04-10 15:05:32 -07:00 |
|
Alex Forencich
|
c2fea3a616
|
Add port register blocks with support for PHY link status reporting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-04 09:03:37 -07:00 |
|
Alex Forencich
|
698fd2f104
|
Consistent naming of library functions and structs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-24 22:51:37 -07:00 |
|
Alex Forencich
|
2bd8350276
|
Add RX queue mapping module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-23 00:12:22 -07:00 |
|
Alex Forencich
|
730ccf3a5b
|
lib/mqnic: Reorganize library code
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-19 13:13:53 -07:00 |
|