FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
1,114 Commits 1 Branch 0 Tags
Commit Graph

1114 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
415c2b36be Remove old code 2019-10-19 00:38:52 -07:00
Alex Forencich
6473786a4c Add 25G mqnic design for Alpha Data board 2019-10-18 03:26:46 -07:00
Alex Forencich
02cc2c7377 Use PCIe gen 3 x16 2019-10-17 19:02:46 -07:00
Alex Forencich
1a06f16130 Update VCU118 XDC file 2019-10-17 16:07:42 -07:00
Alex Forencich
8fa7e40507 Use new DMA subsystem 2019-10-17 16:02:14 -07:00
Alex Forencich
16c5eee499 merged changes in pcie 2019-10-17 11:46:24 -07:00
Alex Forencich
edfb962bf5 Byte enable computation optimizations 2019-10-17 11:41:56 -07:00
Alex Forencich
19ae70dcaa Fix bad optimization 2019-10-16 00:30:10 -07:00
Alex Forencich
b0c97e8d23 Add missing parameter connection 2019-10-14 23:52:38 -07:00
Alex Forencich
3a791afd37 Update DMA interface modules to support 512 bit interface 2019-10-14 16:23:18 -07:00
Alex Forencich
553d7e05fe Update AXI DMA modules to support 512 bit interface 2019-10-14 16:22:09 -07:00
Alex Forencich
f8bc6c31e5 Update AXI master modules to support 512 bit interface 2019-10-14 16:20:46 -07:00
Alex Forencich
128c9ca015 Update demux modules to support 512 bit interface 2019-10-14 16:01:38 -07:00
Alex Forencich
af09059248 Update AXI lite master module to support 512 bit interface 2019-10-14 15:58:38 -07:00
Alex Forencich
39200d84cb Update simulation models to support 512 bit interface 2019-10-14 15:45:41 -07:00
Alex Forencich
89ff925545 Timing optimizations 2019-10-14 14:00:55 -07:00
Alex Forencich
e96ee85356 Update example designs 2019-10-13 17:16:01 -07:00
Alex Forencich
2c43a6e189 Use mmap objects instead of bytearrays 2019-10-13 15:41:12 -07:00
Alex Forencich
75563c65f0 Add DMA interface mux modules 2019-10-12 23:08:21 -07:00
Alex Forencich
fdd7faef4f Add Xilinx Ultrascale PCIe DMA interface modules and testbenches 2019-10-12 23:03:42 -07:00
Alex Forencich
25de311347 Add DMA RAM module 2019-10-12 22:48:23 -07:00
Alex Forencich
e1035ed57d Add AXI stream sink DMA client module and testbench 2019-10-12 22:35:57 -07:00
Alex Forencich
baeeb8ea5c Add AXI stream source DMA client module and testbench 2019-10-12 22:34:15 -07:00
Alex Forencich
5e9254d519 Check is_eof_0 in RCSink 2019-10-12 18:58:27 -07:00
Alex Forencich
9b5a5db4d1 Add USPcieFrame intermediate format 2019-10-12 18:01:39 -07:00
Alex Forencich
603a6e18e2 Fix RC channel sideband byte enables 2019-10-11 14:16:44 -07:00
Alex Forencich
b7a505acfd Add segmented DMA RAM simulation model 2019-10-08 15:14:32 -07:00
Alex Forencich
9ab0d50c0a Add PCIe interface tuser width parameters 2019-10-05 13:56:24 -07:00
Alex Forencich
9a1a58f608 Add PCIe interface tuser width parameters 2019-10-04 16:51:07 -07:00
Alex Forencich
4a28adeded merged changes in pcie 2019-10-04 16:29:51 -07:00
Alex Forencich
a92722173a Handle ultrascale plus interface widths 2019-10-04 16:29:11 -07:00
Alex Forencich
e7630ef350 Expose parameter in wrapper 2019-10-02 23:21:49 -07:00
Alex Forencich
1b98af9364 Fix part-select range 2019-10-01 22:00:03 -07:00
Alex Forencich
295b6a507e Use constants instead of magic numbers 2019-10-01 17:30:09 -07:00
Alex Forencich
3817736aa1 Use constants instead of magic numbers 2019-10-01 17:24:18 -07:00
Alex Forencich
1b91200a4a Implement error code 2019-10-01 17:17:42 -07:00
Alex Forencich
b2d9a6a77f Add constants 2019-10-01 17:15:15 -07:00
Alex Forencich
4c4119d44a Use more correct parameters 2019-09-30 22:36:06 -07:00
Alex Forencich
7197e17445 Remove redundant code 2019-09-29 12:57:48 -07:00
Alex Forencich
836246ec4d Add missing asserts 2019-09-29 12:55:53 -07:00
Alex Forencich
a78db05fe2 merged changes in pcie 2019-09-26 23:51:50 -07:00
Alex Forencich
89b7eccb38 Missed some changes 2019-09-26 23:51:18 -07:00
Alex Forencich
e97e4ad423 Parametrize tuser signal widths 2019-09-26 23:30:03 -07:00
Alex Forencich
8678ecee65 Fix bug in AXI operation generation 2019-09-26 23:25:09 -07:00
Alex Forencich
e365ae44da Move AXI transfer size logic to improve timing 2019-09-26 14:39:31 -07:00
Alex Forencich
cddac11486 Bypass check when unnecessary 2019-09-26 14:38:21 -07:00
Alex Forencich
8f73b5605f Fix check 2019-09-26 14:37:41 -07:00
Alex Forencich
2c46513837 Update designs 2019-09-23 18:21:54 -07:00
Alex Forencich
c6e75b40a1 Don't need AXI DMA unaligned support 2019-09-23 18:11:25 -07:00
Alex Forencich
2325966973 Pull out descriptor and completion handling logic 2019-09-23 18:10:35 -07:00