FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
1,700 Commits 1 Branch 0 Tags
Commit Graph

301 Commits

Author SHA1 Message Date
Alex Forencich
421dbd5d0f merged changes in pcie 2021-03-01 00:03:44 -08:00
Alex Forencich
a3c104f7dd Connect write done signals 2021-02-24 15:07:26 -08:00
Alex Forencich
65fdc332b3 merged changes in pcie 2021-02-24 15:03:37 -08:00
Alex Forencich
365d39990d merged changes in eth 2021-02-24 15:03:24 -08:00
Alex Forencich
6bc757dbc0 merged changes in axi 2021-02-24 15:03:08 -08:00
Alex Forencich
4b3d153cbd Add placement constraints for fb2CG@KU15P 2021-02-23 02:33:37 -08:00
Alex Forencich
2779087de9 Constrain DMA muxes to same SLR 2021-02-23 02:17:10 -08:00
Alex Forencich
ceebb9f20e Add more PCIe-related components to PCIe pblock 2021-02-23 00:55:05 -08:00
Alex Forencich
6ab66ed347 Fix signal name in xdc 2021-02-14 15:08:13 -08:00
Alex Forencich
ea093b0126 More XDC cleanup 2021-02-06 15:15:05 -08:00
Alex Forencich
46149bef3f Update ZCU106 XDC 2021-02-05 22:22:25 -08:00
Alex Forencich
24d179dd4a VCU118 XDC cleanup 2021-02-05 22:14:00 -08:00
Alex Forencich
0c1acadbfa Enable termination on LVDS clock input 2021-02-05 22:12:59 -08:00
Alex Forencich
1d7dc703b5 Add cfgmclk timing constraints, rework reset connections 2021-02-05 18:00:56 -08:00
Alex Forencich
b16fe8f7e7 More XDC clean up, add IO delay constraints for low speed IO 2021-02-05 16:08:23 -08:00
Alex Forencich
816689035c Add placement constraints for ADM-PCIE-9V3 2021-02-05 16:06:56 -08:00
Alex Forencich
9e27d45959 Add IPROG for ADM-PCIE-9V3 2021-02-05 16:06:34 -08:00
Alex Forencich
89d7042aeb Add CMS IP to all Alveo designs 2021-01-31 14:17:49 -08:00
Alex Forencich
722bd929b8 Placement updates 2021-01-31 12:48:49 -08:00
Alex Forencich
151ed7e179 Add extra reset registers 2021-01-31 11:10:03 -08:00
Alex Forencich
1248ca1a2e Add power budget to Alveo XDC files 2021-01-29 15:44:15 -08:00
Alex Forencich
2a24722d7f Add placement constraints for ADM-PCIE-9V3 2021-01-15 22:36:46 -08:00
Alex Forencich
972e41e433 Update placement constraints 2021-01-14 22:06:24 -08:00
Alex Forencich
93400bf05d Update placement constraints for AU250 100G design 2021-01-14 17:19:40 -08:00
Alex Forencich
7ede1d38e6 Update placement constraints for VCU118 100G design 2021-01-14 16:50:21 -08:00
Alex Forencich
6476ad3fd0 Separate file for placement constraints 2021-01-14 14:42:58 -08:00
Alex Forencich
9accebffb9 Add pipeline registers, floorplanning constraints for AU200 100G design 2021-01-13 22:56:10 -08:00
Alex Forencich
9d97bf5a70 Add placement constraints for AU200 10G design 2021-01-13 22:14:18 -08:00
Alex Forencich
de76c82186 Add placement constraints for VCU118 10G mqnic_tdma design 2021-01-13 21:50:32 -08:00
Alex Forencich
b2ce3e4602 Add placement constraints for VCU118 10G design 2021-01-13 21:49:55 -08:00
Alex Forencich
7d0cafeb18 Add placement constraints for AU250 10G design 2021-01-13 21:29:53 -08:00
Alex Forencich
96b3514207 Add placement constraints for VCU1525 10G design 2021-01-13 21:28:03 -08:00
Alex Forencich
7dba8c162c Add placement constraints for AU280 10G design 2021-01-13 21:09:25 -08:00
Alex Forencich
8f8fbf33a8 Update placement constraints for AU280 100G design 2021-01-13 20:56:18 -08:00
Alex Forencich
42e19e1e96 Add pipeline registers, floorplanning constraints for VCU118 100G design 2021-01-13 20:55:20 -08:00
Alex Forencich
240ce56ccf Add pipeline registers, floorplanning constraints for VCU1525 100G design 2021-01-13 20:54:42 -08:00
Alex Forencich
c0c2f933c0 Rework sim_build output directory, fix default makefile target 2020-12-29 17:28:53 -08:00
Alex Forencich
0c0fdc479b Update testbenches for async send/recv 2020-12-18 17:40:36 -08:00
Alex Forencich
e3fb7d19b2 Fix PCIe config 2020-12-16 14:58:19 -08:00
Alex Forencich
b5ee772761 Migrate test infrastructure to cocotb 2020-12-15 16:52:20 -08:00
Alex Forencich
3003b3228d Fix backpressure bug in TX checksum module 2020-12-12 21:51:54 -08:00
Alex Forencich
3240be1dd4 Add pipeline registers, floorplanning constraints for AU250 100G design 2020-12-03 15:08:57 -08:00
Alex Forencich
91edbbf3dc Rename port and interface modules 2020-11-26 15:05:59 -08:00
Alex Forencich
e38405852f merged changes in pcie 2020-11-12 00:00:58 -08:00
Alex Forencich
c308311e53 merged changes in axi 2020-11-12 00:00:53 -08:00
Alex Forencich
53f4275ea2 Add output registers for I2C interface to improve timing 2020-10-13 23:52:52 -07:00
Alex Forencich
ac4859d88e Fix user_clk_frequency setting in testbenches 2020-10-12 23:07:43 -07:00
Alex Forencich
7706df0d87 Fix bmc_led pin drive settings 2020-10-09 01:18:20 -07:00
Alex Forencich
d6810db7f5 Add extra output register for flash interface to improve routability and timing 2020-10-08 19:22:28 -07:00
Alex Forencich
b140d73660 Add PTP perout support to fb2CG@KU15P 2020-10-06 14:51:16 -07:00