FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
567 Commits 1 Branch 0 Tags
Commit Graph

203 Commits

Author SHA1 Message Date
Alex Forencich
c25a13041e Add Ultascale PCIe AXI lite master module and testbenches 2018-09-25 21:09:20 -07:00
Alex Forencich
f7947d883a Add AXI stream endpoint model 2018-09-25 20:55:44 -07:00
Alex Forencich
c57ef057ee Initial commit 2018-09-25 19:50:57 -07:00