FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
351 Commits 1 Branch 0 Tags
Commit Graph

351 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
8d564b1074 Convert localparam to parameter as Vivado does not like clog2 in localparams 2018-10-30 17:35:38 -07:00
Alex Forencich
be51f2b472 Update FIFO instantiations 2018-10-25 16:06:32 -07:00
Alex Forencich
ded363b471 Rename status outputs 2018-10-25 15:36:34 -07:00
Alex Forencich
ebe9d17bd5 Update readme 2018-10-25 14:30:42 -07:00
Alex Forencich
ed4a2d73c2 Add axis_pipeline_register module 2018-10-25 14:29:35 -07:00
Alex Forencich
ceedd0f8f5 Update readme 2018-10-25 14:27:24 -07:00
Alex Forencich
312d90addb Add wrapper generators 2018-10-25 14:23:00 -07:00
Alex Forencich
49d415d59f Disable dump file output under travis-ci 2018-10-25 12:14:12 -07:00
Alex Forencich
e9d9f32150 Rename ports 2018-10-25 12:00:34 -07:00
Alex Forencich
6f4ab8f180 Rename ports 2018-10-25 11:59:13 -07:00
Alex Forencich
84a758f100 Rename ports 2018-10-25 11:56:52 -07:00
Alex Forencich
6c1ea89a66 Rename ports 2018-10-25 11:52:08 -07:00
Alex Forencich
fd28040c40 Rename ports 2018-10-25 11:30:35 -07:00
Alex Forencich
7997a4a844 Rename ports 2018-10-25 11:19:28 -07:00
Alex Forencich
8d9da455cd Minor optimizations 2018-10-25 10:29:31 -07:00
Alex Forencich
e926daabaf Update readme 2018-10-25 10:24:42 -07:00
Alex Forencich
cb9f2132a4 Update parameter ordering 2018-10-25 10:20:17 -07:00
Alex Forencich
09a8fa51b6 Rename ports 2018-10-25 10:19:32 -07:00
Alex Forencich
c47f3ea03d Update FIFO instance, rename ports 2018-10-25 10:17:58 -07:00
Alex Forencich
d1ed1528b5 Update FIFO instance, rename ports 2018-10-25 10:15:16 -07:00
Alex Forencich
11d9dbe24a Merge axis_async_fifo and axis_async_frame_fifo, rename ports 2018-10-25 09:53:38 -07:00
Alex Forencich
36d0a8786f Merge axis_fifo and axis_frame_fifo, rename ports 2018-10-24 23:16:06 -07:00
Alex Forencich
3d2efef93a Update readme 2018-10-24 22:25:02 -07:00
Alex Forencich
2bb9f11c9e Use logical operators 2018-10-24 22:24:27 -07:00
Alex Forencich
3bbf8524d6 Compute DEST_WIDTH 2018-10-24 22:21:31 -07:00
Alex Forencich
9d813226d0 Convert generated demux to verilog parametrized demux 2018-10-24 22:16:05 -07:00
Alex Forencich
145ea2c40c Connect arbiter parameters to top level 2018-10-24 21:09:00 -07:00
Alex Forencich
2bf15706cd Convert generated mux to verilog parametrized mux 2018-10-24 18:23:14 -07:00
Alex Forencich
029d1fa06f Fix loop count variable scoping issue 2018-10-24 17:58:39 -07:00
Alex Forencich
fc6c07e5f9 Convert generated frame joiner to verilog parametrized frame joiner 2018-10-24 17:07:22 -07:00
Alex Forencich
fd7f65d5ad Convert generated switch to verilog parametrized switch 2018-10-24 16:12:56 -07:00
Alex Forencich
631147069f Rename ports and add reg_type parameter to axis_register 2018-10-24 14:35:08 -07:00
Alex Forencich
940c1210c1 Convert arbitrated mux to verilog parametrized arbitrated mux 2018-10-24 13:49:17 -07:00
Alex Forencich
fe77db822d Convert generated crosspoint to verilog parametrized crosspoint 2018-10-24 13:44:39 -07:00
Alex Forencich
553547f661 Fix test naming 2018-09-09 13:52:13 -07:00
Alex Forencich
becfbf4425 When pausing the AXI stream model, do not drop tvalid if it is asserted and waiting for tready to be asserted 2018-08-15 00:11:39 -07:00
Alex Forencich
8e5ec36ced Optimize axis_arb_mux and improve latency 2018-08-09 18:40:50 -07:00
Alex Forencich
7a879aec1c Remove extra registers 2018-08-09 18:38:41 -07:00
Alex Forencich
202fbcbb6f Fix typo 2018-08-09 11:23:27 -07:00
Alex Forencich
ffc63e4b0d Update readme 2018-07-02 16:25:29 -07:00
Alex Forencich
3063bba54b Update testbenches to use wait 2018-07-02 16:19:35 -07:00
Alex Forencich
9390c3639b More endpoint updates 2018-07-02 14:13:47 -07:00
Alex Forencich
268d011b89 Add wait method to sink 2018-06-30 00:21:26 -07:00
Alex Forencich
2ebffeb223 Be more pythonic 2018-06-30 00:21:02 -07:00
Alex Forencich
c5837daa2f Update testbenches to use instances() 2018-06-13 22:26:10 -07:00
Alex Forencich
7c6da337b0 Happy new year 2018-02-27 01:39:25 -08:00
Alex Forencich
5df7efe516 Happy new year 2018-02-26 12:25:20 -08:00
Alex Forencich
c33985d7ba Remove extraneous parameter 2017-11-21 08:54:21 -08:00
Alex Forencich
93688dc88e Update readme 2017-11-21 00:21:15 -08:00
Alex Forencich
4ec4c901e8 Whitespace fixes 2017-11-21 00:18:09 -08:00