FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
3,043 Commits 1 Branch 0 Tags
Commit Graph

237 Commits

Author SHA1 Message Date
Alex Forencich
6270278c75 Add RSS support 2019-12-06 14:15:16 -08:00
Alex Forencich
bcd45fe9f2 Name IRQs 2019-12-05 16:24:46 -08:00
Alex Forencich
ef365b9bab Report which ring is full 2019-12-04 13:36:19 -08:00
Alex Forencich
384912e618 Improve sanity checking and error reporting in receive handling 2019-12-04 13:34:56 -08:00
Alex Forencich
c4d17b6a3c Improve sanity checking and error reporting in event queue processing 2019-12-04 13:32:46 -08:00
Alex Forencich
e696433ecc Support changing MTU 2019-11-19 13:30:35 -08:00
Alex Forencich
2647f68124 Reset pointers after clearing buffers 2019-11-19 13:12:47 -08:00
Alex Forencich
463f2053b0 Add port register port_mtu 2019-11-18 16:30:32 -08:00
Alex Forencich
af434c8eba Add state_lock 2019-11-18 16:17:27 -08:00
Alex Forencich
489506e4c0 Add FPGA ID register 2019-11-17 12:46:27 -08:00
Alex Forencich
334738a567 Set misc device parent to aid in device discovery 2019-11-10 14:44:20 -08:00
Alex Forencich
8dd5d02e35 Add tx_queue_count field to mqnic_port, remove unnecessary arguments 2019-11-06 11:40:27 -08:00
Alex Forencich
ed7e374afa Remove obsolete driver code 2019-11-06 11:32:33 -08:00
Alex Forencich
f53a6b20e8 Add timeslot count to port registers 2019-11-05 16:59:40 -08:00
Alex Forencich
fa5e013255 Add MQNIC_MAX_SCHED define 2019-11-05 16:45:58 -08:00
Alex Forencich
e92485a41e Fix register definitions 2019-11-05 16:44:57 -08:00
Alex Forencich
cf45a1b6fa Update port handling 2019-11-01 16:34:14 -07:00
Alex Forencich
f43cd09dac Add ExaNIC X25 mqnic design 2019-10-30 17:43:33 -07:00
Alex Forencich
d67a8616fa Enable all queues 2019-09-13 14:19:38 -07:00
Alex Forencich
49103b9df9 Rework interrupt handling 2019-09-13 13:53:36 -07:00
Alex Forencich
b59c3c50ed Rename int_index to eq_index 2019-09-12 16:06:22 -07:00
Alex Forencich
9341f93b3f Check PTP feature bits 2019-09-12 10:47:26 -07:00
Alex Forencich
3abb8d9534 Add TX checksum offload support to driver 2019-08-22 00:46:48 -07:00
Alex Forencich
df4dbb75a1 Read interface feature bits in driver 2019-08-19 23:45:52 -07:00
Alex Forencich
d977cbdac2 Add feature bits 2019-08-19 23:43:52 -07:00
Alex Forencich
b77d21702a Read interface and port features in driver 2019-08-19 23:28:27 -07:00
Alex Forencich
5f066b9fcd Adjust ExaNIC board ID to match original PCIe ID 2019-08-19 22:04:10 -07:00
Alex Forencich
f5999faf60 Handle change in kernel API 2019-08-19 18:38:01 -07:00
Alex Forencich
35d73dde80 Add port activate and deactivate methods 2019-08-19 18:25:13 -07:00
Alex Forencich
d8a2efc756 Add port management code to driver 2019-08-19 15:59:57 -07:00
Alex Forencich
d99f40db08 Add port CSRs 2019-08-13 00:27:09 -07:00
Alex Forencich
59606f2cbf Pull I2C driver code into separate module 2019-08-08 21:31:29 -07:00
Alex Forencich
5c736fc094 More hardware IDs 2019-07-23 22:30:26 -07:00
Alex Forencich
5ea84cb7b5 Add info ioctl 2019-07-23 18:43:04 -07:00
Alex Forencich
762037e8a8 Updates to be able to share header with userspace code 2019-07-21 21:51:14 -07:00
Alex Forencich
a6c4b8b1b7 Change board IDs 2019-07-21 15:27:01 -07:00
Alex Forencich
6c5b6c99a1 Initial commit of mqnic kernel module 2019-07-17 18:13:51 -07:00