13 Commits

Author	SHA1	Message	Date
Alex Forencich	6d78315f81	Add queue index to queue operation response	2019-09-01 08:12:06 -07:00
Alex Forencich	a4132cfda7	Integrate TX checksum offload	2019-08-22 00:45:09 -07:00
Alex Forencich	3b6bca6b93	Add transmit checksum module and testbench	2019-08-21 22:57:41 -07:00
Alex Forencich	7b2a0d5032	Sync driver model	2019-08-20 01:36:22 -07:00
Alex Forencich	d99f40db08	Add port CSRs	2019-08-13 00:27:09 -07:00
Alex Forencich	1e06d7cca7	Clean up pipeline parameters	2019-08-11 09:55:10 -07:00
Alex Forencich	4c3f2412df	Add TDMA BERT modules and testbenches	2019-07-19 15:28:57 -07:00
Alex Forencich	fcd8b1b8e9	Add driver simulation model	2019-07-17 16:46:12 -07:00
Alex Forencich	6100e3ad78	Add RX checksum module and testbench	2019-07-16 00:42:49 -07:00
Alex Forencich	a653f2d839	Add TDMA scheduler module and testbench	2019-07-16 00:19:22 -07:00
Alex Forencich	fc9a6c1c50	Add completion queue manager module and testbench	2019-07-16 00:16:07 -07:00
Alex Forencich	46f653f097	Add queue manager module and testbench	2019-07-16 00:15:50 -07:00
Alex Forencich	3d4ba0fa3f	Add testbench symlinks	2019-07-16 00:15:25 -07:00