FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity
400 Commits 1 Branch 0 Tags
Commit Graph

157 Commits

Author SHA1 Message Date
Alex Forencich
7c184bee59 Generate last byte enable offset correctly for single DWORD operations 2018-09-28 16:39:53 -07:00
Alex Forencich
2f279b55b3 Add has_data and status parameters to set_completion, add set_completion_data 2018-09-28 16:36:46 -07:00
Alex Forencich
16fdbba010 Fix RC packer bug 2018-09-28 01:06:36 -07:00
Alex Forencich
0bcd30501f More tests and asserts 2018-09-26 20:10:56 -07:00
Alex Forencich
c25a13041e Add Ultascale PCIe AXI lite master module and testbenches 2018-09-25 21:09:20 -07:00
Alex Forencich
f7947d883a Add AXI stream endpoint model 2018-09-25 20:55:44 -07:00
Alex Forencich
c57ef057ee Initial commit 2018-09-25 19:50:57 -07:00