FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
2,738 Commits 1 Branch 0 Tags
Commit Graph

2738 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
e989f15ff4 Remove some test cases 2016-08-22 08:17:26 -07:00
Alex Forencich
24f7aee8b2 Add COBS encoder and decoder modules and testbench 2016-08-21 20:03:54 -07:00
Alex Forencich
c4b75e65a3 merged changes in axis 2016-08-04 18:05:47 -07:00
Alex Forencich
e6d78b7ca7 Add extra testbench delay 2016-08-04 18:03:24 -07:00
Alex Forencich
a961a9756a Add FIFO output pipeline registers to aid block RAM output timing closure 2016-08-04 18:03:00 -07:00
Alex Forencich
36af29db77 Add i2c init code for si570 reference oscillator 2016-08-03 14:44:10 -04:00
Alex Forencich
833d1dac81 Route 10G link status to LEDs 2016-07-28 09:57:36 -04:00
Alex Forencich
2365f4b6fc Connect QSFP module control pins 2016-07-28 09:56:13 -04:00
Alex Forencich
70912e8255 merged changes in axis 2016-07-27 13:44:39 -07:00
Alex Forencich
b44e401b95 Update async FIFO resets 2016-07-27 13:42:44 -07:00
Alex Forencich
795ae8a4db Add 10G example design for VCU108 board 2016-07-26 14:14:16 -04:00
Alex Forencich
2f94c92e8c Merge branch 'master' of github.com:alexforencich/verilog-ethernet 2016-07-25 16:21:12 -04:00
Alex Forencich
7d7ddd0d98 merged changes in axis 2016-07-25 13:17:41 -07:00
Alex Forencich
c27e74c7d4 Update readme 2016-07-25 13:15:59 -07:00
Alex Forencich
06bfa1944c Add AXI stream switch module, generator script, and testbench 2016-07-25 13:12:10 -07:00
Alex Forencich
5fe35a79d2 Add tdest support to axis_ep 2016-07-25 11:28:35 -07:00
Alex Forencich
d023213fda Support generating asymmetric crosspoints 2016-07-24 13:06:59 -07:00
Alex Forencich
52fc34d82e Assume first tkeep bit is always set 2016-07-20 12:36:59 -07:00
Alex Forencich
c34a9c2197 Add 32 bit XGMII support 2016-07-19 19:59:47 -07:00
Alex Forencich
7d7cba0838 Add bus width checks 2016-07-19 16:21:15 -07:00
Alex Forencich
e38ffe16b8 Adjust config vector assignment 2016-07-13 14:38:22 -04:00
Alex Forencich
018b3b2691 Fix signal width 2016-07-13 12:21:37 -04:00
Alex Forencich
61d41789d7 Remove unused parameter; update XDC file 2016-07-13 11:57:14 -04:00
Alex Forencich
5afe1d7e1e Add example design for VCU108 board 2016-07-05 11:52:28 -04:00
Alex Forencich
1f52bf826d Update vivado.mk 2016-07-05 11:17:16 -04:00
Alex Forencich
cbf1df718a Add example design for Digilent Nexys Video board 2016-06-29 12:00:05 -07:00
Alex Forencich
a430e4463e Add RGMII endpoint and PHY interface module 2016-06-29 06:13:46 -07:00
Alex Forencich
b38c643384 Add more implementation parameters to gmii_phy_if 2016-06-28 19:35:52 -07:00
Alex Forencich
8c7a099a91 Update readme 2016-06-28 18:58:25 -07:00
Alex Forencich
635315c402 Remove generated eth_crc modules 2016-06-28 18:58:10 -07:00
Alex Forencich
47ca9a8725 Replace eth_crc modules for generic lfsr module 2016-06-28 17:31:58 -07:00
Alex Forencich
ccd8cd8c2e Add generic LFSR module 2016-06-28 17:25:09 -07:00
Alex Forencich
1b5d43a718 merged changes in axis 2016-06-27 12:27:00 -07:00
Alex Forencich
6fe4a033e5 Add dedicated pipeline registers for RAM addresses that are not reset 2016-06-27 12:25:18 -07:00
Alex Forencich
385c9cc90a Fix Vivado block RAM inference 2016-06-27 12:10:36 -07:00
Alex Forencich
4f66059d21 Adjust constant naming 2016-06-27 11:27:04 -07:00
Alex Forencich
f89620008d Remove reset dependence 2016-06-27 11:26:15 -07:00
Alex Forencich
cab7d367f2 Fix default width 2016-06-27 11:24:36 -07:00
Alex Forencich
b1dca3b57a Add missing declaration 2016-02-12 18:27:54 -08:00
Alex Forencich
f36256c541 Add 10G reference design for HXT100G 2016-01-25 19:11:42 -08:00
Alex Forencich
5eb0d9f578 Move invert to top-level module 2016-01-25 13:21:35 -08:00
Alex Forencich
eb8dd775a1 Add 10G reference design for DE5-Net 2016-01-25 00:53:06 -08:00
Alex Forencich
3f2d096249 Add XGMII interleaver and deinterleaver 2016-01-25 00:50:51 -08:00
Alex Forencich
c5b6202174 Update example design 2016-01-08 01:32:04 -08:00
Alex Forencich
152486bebd Update parametrization 2016-01-08 01:30:00 -08:00
Alex Forencich
9c01e114b4 Happy new year 2016-01-05 00:34:32 -08:00
Alex Forencich
1aee321620 merged changes in axis 2016-01-05 00:30:07 -08:00
Alex Forencich
be4034071b Happy new year 2016-01-05 00:24:20 -08:00
Alex Forencich
a98dfce099 Update output registers, remove extraneous resets, fix constant widths 2015-11-09 23:50:34 -08:00
Alex Forencich
4e8ef42031 merged changes in axis 2015-11-09 15:00:49 -08:00