Alex Forencich
|
554369b33b
|
fpga/mqnic: Update makefile path handling
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-03-24 00:39:45 -07:00 |
|
Alex Forencich
|
1682389fd0
|
Remove recursively-expanded macros for module parameters in makefiles
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-02-17 16:24:52 -08:00 |
|
Alex Forencich
|
e872c6c749
|
Rework parameter handling in testbench makefiles
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-01-29 23:20:44 -08:00 |
|
Alex Forencich
|
4b7d51133f
|
fpga/mqnic: Enable statistics counters on all targets
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-06 13:06:39 -08:00 |
|
Alex Forencich
|
e8aaadd102
|
fpga: Clean up top-level PCIe interface parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-04 23:56:56 -08:00 |
|
Alex Forencich
|
0644a12a48
|
fpga/mqnic: Remove extraneous top-level parameter RX_RSS_ENABLE from config.tcl scripts
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-03 21:32:51 -08:00 |
|
Alex Forencich
|
d3942da875
|
fpga: Add clock info register block
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-15 19:45:02 -07:00 |
|
Alex Forencich
|
d0cc106783
|
fpga: Remove redundant RX_RSS_ENABLE parameter
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-13 17:10:25 -07:00 |
|
Alex Forencich
|
5e52a52f5e
|
fpga/mqnic: Add MIGs and HBM controllers for most boards
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 19:00:49 -07:00 |
|
Alex Forencich
|
eb990643f2
|
fpga/mqnic: various minor cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 17:12:07 -07:00 |
|
Alex Forencich
|
d7904b8007
|
fpga: Add support for IRQ rate limiting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-09-04 15:24:40 -07:00 |
|
Alex Forencich
|
1486da601f
|
fpga: Add clock period parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-09-04 12:03:35 -07:00 |
|
Alex Forencich
|
d0ce01de7f
|
fpga/mqnic/S10DX_DK: fix typo
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-05 16:28:15 -07:00 |
|
Alex Forencich
|
6c6648f114
|
fpga/mqnic: Add RAM inference directive to Intel designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-05 16:27:29 -07:00 |
|
Alex Forencich
|
81648cf85b
|
fpga/mqnic: Clean up PCIe DMA IF flow control connections
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-03 23:04:05 -07:00 |
|
Alex Forencich
|
3f57c2143b
|
fpga/mqnic: PCIe interface updates
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-03 12:28:49 -07:00 |
|
Alex Forencich
|
607ce498cf
|
fpga/mqnic: Update PCIe DMA settings on Intel designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-03 00:42:19 -07:00 |
|
Alex Forencich
|
2c602b6368
|
Add 25g mqnic design for Stratix 10 DX dev kit
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-23 19:42:58 -07:00 |
|