FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
375 Commits 1 Branch 0 Tags
Commit Graph

62 Commits

Author SHA1 Message Date
Alex Forencich
84009500a8 Add example design core logic modules 2021-11-03 01:51:10 -07:00
Alex Forencich
47a2570647 Set class code to memory controller, set subsystem ID based on board 2021-11-02 14:39:33 -07:00
Alex Forencich
ad157ca3ad Enable interrupts 2021-11-02 14:35:42 -07:00
Alex Forencich
38358ffa43 Print subsystem IDs 2021-11-02 14:35:25 -07:00
Alex Forencich
545eca653c Fix kernel module coding style 2021-10-22 14:36:41 -07:00
Alex Forencich
90959b8795 Add default_nettype none and resetall directives 2021-10-20 17:49:30 -07:00
Alex Forencich
b7e8ca1311 Fix kernel module coding style 2021-10-13 16:51:32 -07:00
Alex Forencich
75905778bc Use DRIVER_NAME define 2021-10-01 23:44:50 -07:00
Alex Forencich
437c69abc4 Call remove from shutdown 2021-10-01 18:25:31 -07:00
Alex Forencich
93aed3ede9 Remove UltraScale specific counters 2021-10-01 18:25:12 -07:00
Alex Forencich
4b59bad937 Print more PCIe information 2021-10-01 17:38:58 -07:00
Alex Forencich
cb52a82498 Remove MODULE_SUPPORTED_DEVICE, which was never implemented and was removed in kernel version 5.12 2021-10-01 17:35:43 -07:00
Alex Forencich
d97ac3105f Convert VCU118 to x16 2021-10-01 15:56:28 -07:00
Alex Forencich
618fdff0b8 Convert ADM_PCIE_9V3 to x16 2021-10-01 15:21:10 -07:00
Alex Forencich
a7b669e22f Update makefiles 2021-10-01 02:39:15 -07:00
Alex Forencich
14c84088ee Reorganize driver code 2021-08-13 14:22:32 -07:00
Alex Forencich
e4508b242f Update example designs 2021-08-02 18:36:25 -07:00
Alex Forencich
ccc44d7dbb Use 64 bit BARs in example designs 2021-06-16 23:23:53 -07:00
Alex Forencich
a79027fdd1 Remove DEV_BAR_CNT define 2021-06-16 21:36:34 -07:00
Alex Forencich
bdfeaa84ca Update testbenches 2021-03-06 20:06:23 -08:00
Alex Forencich
266fed8d20 Update example design file list 2021-02-28 19:35:35 -08:00
Alex Forencich
062495b780 Remove redundant parameter PCIE_EXT_TAG_ENABLE 2021-02-25 18:20:08 -08:00
Alex Forencich
8294eecd65 Remove redundant parameter PCIE_TAG_WIDTH 2021-02-25 18:10:59 -08:00
Alex Forencich
633b47ef7f Update XDC files 2021-02-06 17:14:26 -08:00
Alex Forencich
87a6efe05c Rework sim_build output directory, fix default makefile target 2020-12-29 16:26:48 -08:00
Alex Forencich
cabad17552 Migrate example design testbenches to cocotb 2020-12-18 22:10:32 -08:00
Alex Forencich
5546e40812 Fix user_clk_frequency setting in testbenches 2020-10-12 23:05:28 -07:00
Alex Forencich
d22d3e8bd1 Update VCU118 XDC 2020-10-06 00:40:16 -07:00
Alex Forencich
8f8cb39157 Update flash programming configuration for ExaNIC X10 and X25 2020-10-03 15:26:56 -07:00
Alex Forencich
10a6797d27 Update VCU108 XDC 2020-10-02 20:49:23 -07:00
Alex Forencich
bbe94fd0d3 Fix flash programming commands for VCU108 2020-10-01 00:50:31 -07:00
Alex Forencich
f3c8e47ccc Fix bitstream config for VCU1525 2020-09-30 23:50:03 -07:00
Alex Forencich
3ce28df7e0 Update flash programming commands 2020-09-29 18:28:38 -07:00
Alex Forencich
c04ba2de2e Fix flash settings 2020-09-29 17:30:42 -07:00
Alex Forencich
a2685a102b Update LED driver timing constraints 2020-09-28 17:24:24 -07:00
Alex Forencich
1f93608527 Add fb2CG flash programming commands 2020-09-27 01:47:00 -07:00
Alex Forencich
ef2f01bd9f Update XDC 2020-09-23 14:24:42 -07:00
Alex Forencich
4ae9ec818c Add timing constraints for LED driver 2020-09-22 22:13:54 -07:00
Alex Forencich
c7594c77ab Add fb2CG AXI example design 2020-09-20 01:17:52 -07:00
Alex Forencich
722222a01c Add AU250 AXI example design 2020-09-18 14:51:35 -07:00
Alex Forencich
0080f631c6 Add AU200 AXI example design 2020-09-18 14:51:24 -07:00
Alex Forencich
fed4c93b9c Update XDC 2020-08-06 22:06:16 -07:00
Alex Forencich
963f4f8555 Add ZCU106 AXI example design 2020-08-06 18:25:34 -07:00
Alex Forencich
b79ddf5ebd Update makefiles 2020-08-06 18:22:30 -07:00
Alex Forencich
65fd5ef947 Fix AU50 XDC file 2020-07-23 22:36:00 -07:00
Alex Forencich
56dbcb8274 Add AU50 AXI example design 2020-07-17 00:04:13 -07:00
Alex Forencich
d3a1c903d3 XDC clean up 2020-07-13 23:58:45 -07:00
Alex Forencich
5dbb771958 Add AU280 AXI example design 2020-07-12 11:42:48 -07:00
Alex Forencich
281e1a2156 Convert to TCL IP 2020-07-01 23:53:58 -07:00
Alex Forencich
6e974aca27 Driver update for Linux kernel API change 2020-03-26 16:12:56 -07:00