Alex Forencich
|
c6c83a7c68
|
Remove recursively-expanded macros for module parameters in makefiles
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-02-17 15:58:34 -08:00 |
|
Alex Forencich
|
5de1bc0df1
|
Rework parameter handling in testbench makefiles
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-01-29 22:31:21 -08:00 |
|
Alex Forencich
|
7d92722fe8
|
Clean up testbench parametrization
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-06-05 14:25:28 -07:00 |
|
Alex Forencich
|
c62df81292
|
Compute RAM_SEG_ADDR_WIDTH from RAM_ADDR_WIDTH
|
2022-02-15 00:39:46 -08:00 |
|
Alex Forencich
|
bac4e4066f
|
Use start_soon instead of fork
|
2021-12-10 17:44:37 -08:00 |
|
Alex Forencich
|
5b528158df
|
Remove deprecated assignments
|
2021-11-09 11:55:12 -08:00 |
|
Alex Forencich
|
1a046d8e82
|
Update testbenches
|
2021-04-15 23:30:14 -07:00 |
|
Alex Forencich
|
04cbbeb879
|
Add bus objects for DMA RAM
|
2021-03-17 22:12:42 -07:00 |
|
Alex Forencich
|
bdfeaa84ca
|
Update testbenches
|
2021-03-06 20:06:23 -08:00 |
|
Alex Forencich
|
6fb2eb6b4e
|
Remove unnecessary delays from testbenches
|
2021-02-24 13:50:45 -08:00 |
|
Alex Forencich
|
742ef1c272
|
Add same-width test cases to DMA clients
|
2021-02-16 01:26:05 -08:00 |
|
Alex Forencich
|
87a6efe05c
|
Rework sim_build output directory, fix default makefile target
|
2020-12-29 16:26:48 -08:00 |
|
Alex Forencich
|
a0a5ccc0a4
|
Add cocotb testbenches
|
2020-12-19 14:10:57 -08:00 |
|