FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
3,153 Commits 1 Branch 0 Tags
Commit Graph

3153 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
3d06b34679 fpga: Add DRAM bandwidth test to DMA benchmark application 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-29 14:27:46 -07:00
Alex Forencich
d6bac395f3 fpga/app/dma_bench: Add DRAM test channel module 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-29 14:23:52 -07:00
Alex Forencich
4245317b15 merged changes in axi 2023-03-28 22:01:15 -07:00
Alex Forencich
59d37ee850 Add AXI virtual FIFO 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-28 20:59:47 -07:00
Alex Forencich
99ff2e81b7 Update cocotbext-axi version 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-28 19:15:40 -07:00
Alex Forencich
223c6c020d fpga/common: Add DRAM/HBM to core testbenches 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-27 18:12:50 -07:00
Alex Forencich
b9945d3986 fpga/common: Pull out core_inst to simplify setup 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-26 23:18:55 -07:00
Alex Forencich
efd6989795 Update cocotbext-axi version 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 11:12:17 -07:00
Alex Forencich
7c6c39e446 fpga/mqnic: Move implementation strategy setting into config.tcl 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:40:12 -07:00
Alex Forencich
554369b33b fpga/mqnic: Update makefile path handling 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:39:45 -07:00
Alex Forencich
853dca8c4c fpga/mqnic: Always create SLR pblocks 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-03-24 00:39:18 -07:00
Alex Forencich
ca07a23afc fpga/common: Add extra non-ASYNC_REG registers on transceiver resets to permit replication 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-24 21:34:42 -08:00
Alex Forencich
0f86ea9bb1 fpga/common: Remove unnecessary reset from clock info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-24 21:32:30 -08:00
Alex Forencich
77adf30dad Add missing serdes_rx_reset_req output to 10G MAC+PHY modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-22 17:36:01 -08:00
Alex Forencich
1682389fd0 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:24:52 -08:00
Alex Forencich
5d298e8465 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:20:22 -08:00
Alex Forencich
24c74b3003 merged changes in pcie 2023-02-17 16:20:00 -08:00
Alex Forencich
e7953da0c0 merged changes in eth 2023-02-17 16:19:50 -08:00
Alex Forencich
93ceea327e merged changes in axi 2023-02-17 16:19:45 -08:00
Alex Forencich
00c200f881 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:18:44 -08:00
Alex Forencich
1ad973f7a7 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:05:56 -08:00
Alex Forencich
5f15cdeb24 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:05:02 -08:00
Alex Forencich
c65161e696 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 16:04:16 -08:00
Alex Forencich
db818b2f53 merged changes in axis 2023-02-17 16:03:28 -08:00
Alex Forencich
c6c83a7c68 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:58:34 -08:00
Alex Forencich
960a2eab61 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:56:40 -08:00
Alex Forencich
86e87c7c3b Fix PTP clock offset ns field width 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-17 15:47:47 -08:00
Alex Forencich
de3ec216a0 Fix min address width checks in AXI lite components 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:18:24 -08:00
Alex Forencich
0cba4e1917 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:03:26 -08:00
Alex Forencich
5f1ad94041 Update ubuntu version in CI 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-13 13:03:06 -08:00
Alex Forencich
5f8fb0cabc Minor documentation corrections 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:53:18 -08:00
Alex Forencich
b0fd1f3f3b Add documentation on RX queue map register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:50:08 -08:00
Alex Forencich
c396da2ebc Add documentation on clock info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:52 -08:00
Alex Forencich
e4764bc600 Add documentation on app info register block 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:32 -08:00
Alex Forencich
96bb163038 Add documentation on port-level register blocks 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 18:49:15 -08:00
Alex Forencich
d3eb4ee473 Update documentation on operations on the RX and TX paths through the application section 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-02-01 17:22:16 -08:00
Alex Forencich
bc2757dde9 Cache clock edge events 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-31 16:22:05 -08:00
Alex Forencich
e872c6c749 Rework parameter handling in testbench makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 23:20:44 -08:00
Alex Forencich
90c703464d merged changes in pcie 2023-01-29 23:00:36 -08:00
Alex Forencich
d1ee73fea4 merged changes in eth 2023-01-29 23:00:30 -08:00
Alex Forencich
2158c4ef9c merged changes in axi 2023-01-29 23:00:23 -08:00
Alex Forencich
9c5c6e6edf Rework parameter handling in example design makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 22:56:53 -08:00
Alex Forencich
5de1bc0df1 Rework parameter handling in testbench makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 22:31:21 -08:00
Alex Forencich
e10a7ae88e Rework parameter handling in testbench makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 22:12:16 -08:00
Alex Forencich
ab0c382123 Rework parameter handling in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 21:03:16 -08:00
Alex Forencich
c4f94773fa merged changes in axis 2023-01-29 21:03:02 -08:00
Alex Forencich
b81e323a6d Rework parameter handling in testbench makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-29 20:53:11 -08:00
Alex Forencich
0c951a4e5a Split some long-running tests 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-26 21:55:58 -08:00
Alex Forencich
73728d1994 Adjust testbench timeouts 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-26 18:47:15 -08:00
Alex Forencich
8673038288 Update CI configuration 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-26 16:43:01 -08:00