Alex Forencich
|
234c318ea1
|
Pipeline arbitration delay in muxes
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-15 19:25:55 -07:00 |
|
Alex Forencich
|
ae1f4a9a22
|
Rewrite early ready condition
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-15 19:25:30 -07:00 |
|
Alex Forencich
|
8cdb780ee3
|
Rewrite resets
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-15 17:57:26 -07:00 |
|
Alex Forencich
|
17d7353523
|
Indexing updates
|
2021-12-02 16:59:16 -08:00 |
|
Alex Forencich
|
90959b8795
|
Add default_nettype none and resetall directives
|
2021-10-20 17:49:30 -07:00 |
|
Alex Forencich
|
36ec7aaa16
|
Add error reporting to DMA modules
|
2021-08-02 17:24:00 -07:00 |
|
Alex Forencich
|
31378c4e85
|
Remove string parameters
|
2021-06-02 17:05:29 -07:00 |
|
Alex Forencich
|
f518aec219
|
Include instance names in error messages
|
2019-07-25 16:38:54 -07:00 |
|
Alex Forencich
|
c75f29c648
|
Add parameter documentation
|
2019-07-24 18:01:13 -07:00 |
|
Alex Forencich
|
0a33ed17a7
|
Use correct parameter
|
2018-12-27 21:53:45 -08:00 |
|
Alex Forencich
|
c7958e1689
|
Add PCIe AXI DMA descriptor mux module
|
2018-12-27 19:02:15 -08:00 |
|