Alex Forencich
|
21b0f014a5
|
Switch to MSI-X
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-06-02 23:58:29 -07:00 |
|
Alex Forencich
|
c2fea3a616
|
Add port register blocks with support for PHY link status reporting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-04 09:03:37 -07:00 |
|
Alex Forencich
|
f67c704b11
|
Update placement constraints for hierarchy changes
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-02 13:16:20 -07:00 |
|
Alex Forencich
|
6f197c7cb4
|
Add PHY instances to Ethernet pblocks
|
2022-03-24 21:30:55 -07:00 |
|
Alex Forencich
|
e317439843
|
Add Ethernet interface placement constraints for fb2CG@KU15P
|
2022-03-16 21:07:53 -07:00 |
|
Alex Forencich
|
600001b894
|
Update placement constraints
|
2021-09-01 16:10:39 -07:00 |
|
Alex Forencich
|
1fc991fc05
|
Convert fb2CG designs to use common core modules
|
2021-08-31 21:33:49 -07:00 |
|
Alex Forencich
|
3e489fde27
|
Fix instance name
|
2021-08-04 12:37:13 -07:00 |
|
Alex Forencich
|
0b65a1271a
|
Use new PCIe DMA modules
|
2021-08-04 01:20:57 -07:00 |
|
Alex Forencich
|
4b3d153cbd
|
Add placement constraints for fb2CG@KU15P
|
2021-02-23 02:33:37 -08:00 |
|