Alex Forencich
|
b17966f73d
|
store_last_word timing optimization
|
2019-06-16 20:01:08 -07:00 |
|
Alex Forencich
|
55bf44117b
|
shift_axis_extra_cycle timing optimization
|
2019-06-16 19:57:52 -07:00 |
|
Alex Forencich
|
fb4abb6b39
|
Fix widths
|
2019-03-14 14:44:00 -07:00 |
|
Alex Forencich
|
6b1b36ded6
|
Assert header ready earlier if possible
|
2018-11-07 23:10:07 -08:00 |
|
Alex Forencich
|
b223c94adb
|
Use registered header
|
2018-11-07 23:08:40 -08:00 |
|
Alex Forencich
|
d2fedc4134
|
Rename ports
|
2018-11-07 22:35:06 -08:00 |
|
Alex Forencich
|
25d1b373cc
|
Use don't care bits
|
2018-06-14 15:20:20 -07:00 |
|
Alex Forencich
|
0fd157964a
|
Happy new year
|
2018-02-26 12:50:51 -08:00 |
|
Alex Forencich
|
9b2ac9dfc1
|
Happy new year
|
2017-05-18 13:47:45 -07:00 |
|
Alex Forencich
|
9c01e114b4
|
Happy new year
|
2016-01-05 00:34:32 -08:00 |
|
Alex Forencich
|
a98dfce099
|
Update output registers, remove extraneous resets, fix constant widths
|
2015-11-09 23:50:34 -08:00 |
|
Alex Forencich
|
cc5fead04d
|
Convert to synchronous resets
|
2015-10-09 22:36:58 -07:00 |
|
Alex Forencich
|
8fea20ef77
|
Fix frame_ptr_reg width
|
2015-05-12 16:57:14 -07:00 |
|
Alex Forencich
|
5ae8eb9611
|
Improve ip_eth_tx_64 module timing performance
|
2015-05-08 20:37:31 -07:00 |
|
Alex Forencich
|
51b5335318
|
Remove z from default states for FSM inference
|
2015-03-09 02:38:39 -07:00 |
|
Alex Forencich
|
867b799ecd
|
Rework IP datapath modules to separate output register
|
2014-10-28 01:00:52 -07:00 |
|
Alex Forencich
|
c6236bc647
|
Add 64-bit datapath version of IP modules
|
2014-09-25 00:40:48 -07:00 |
|