Alex Forencich
|
448fa8eb4c
|
Use SPDX
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-06-26 11:44:57 -07:00 |
|
Alex Forencich
|
3d06b34679
|
fpga: Add DRAM bandwidth test to DMA benchmark application
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-03-29 14:27:46 -07:00 |
|
Alex Forencich
|
5d1df56706
|
fpga/app/dma_bench: Update counter labels
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-03 15:29:58 -08:00 |
|
Alex Forencich
|
bee1703199
|
fpga/app/dma_bench: Refactor DMA benchmark application, use register blocks
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-11-30 23:26:05 -08:00 |
|
Alex Forencich
|
bdf05cfaf3
|
fpga/app/dma_bench: Use cycle count conversion methods
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-11-24 01:43:06 -08:00 |
|
Alex Forencich
|
48ae81e3fb
|
fpga/app/dma_bench: Use mqnic_stats_read to read counters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-11-23 18:02:31 -08:00 |
|
Alex Forencich
|
2d5e82f42a
|
apps: Fix application module symbol search path to include core mqnic module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-25 00:48:56 -07:00 |
|
Alex Forencich
|
d45857fb98
|
fpga/app/dma_bench: Add DMA benchmark application
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-21 14:19:43 -07:00 |
|