FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
3,193 Commits 1 Branch 0 Tags
Commit Graph

886 Commits

Author SHA1 Message Date
Alex Forencich
bd6ffeab99 fpga/mqnic: Merge Cisco Nexus K35-S and K3P-S designs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-11-07 22:01:03 -08:00
Alex Forencich
2a7d0e0947 Use new PTP time distribution subsystem 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-11-07 21:57:07 -08:00
Alex Forencich
56887b8aed merged changes in eth 2023-11-07 13:50:38 -08:00
Alex Forencich
d78700d3bf fpga: Remove redundant RX PTP clock 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-10-27 22:40:40 -07:00
Alex Forencich
6f2da7c1e9 fpga/common: Use async clocking for CMAC 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-10-27 22:40:08 -07:00
Alex Forencich
18ac7cc4f4 fpga/mqnic: Merge AU200, AU250, and VCU1525 designs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-10-12 23:26:08 -07:00
Alex Forencich
858dc5ac85 fpga/common: Fix address space layout 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-10-12 22:34:09 -07:00
Alex Forencich
d9e4b82f7a fpga: PTP sample clock is no longer optional, so remove PTP_USE_SAMPLE_CLOCK parameter 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-24 13:52:06 -07:00
Alex Forencich
66b1a28159 Update ptp_clock_cdc instances 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-24 13:48:27 -07:00
Alex Forencich
c9fc3473c1 merged changes in eth 2023-09-24 13:37:03 -07:00
Alex Forencich
994a2e9ef1 merged changes in pcie 2023-09-24 13:36:59 -07:00
Alex Forencich
70ff3e9383 fpga/mqnic: Enable devlink and DSA on petalinux 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-14 19:17:02 -07:00
Alex Forencich
5e53dd10ea fpga/mqnic: Increase RX FIFO size 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-11 22:47:35 -07:00
Alex Forencich
6b256f82d3 Generate pause frames on TX 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-10 23:22:50 -07:00
Alex Forencich
9963674c61 Add flow control 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-09 19:01:36 -07:00
Alex Forencich
a169578cfd fpga/common/syn: Fix TDMA BER channel timing constraints 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-09 18:58:30 -07:00
Alex Forencich
6e260f3e79 fpga/mqnic: Update modified FIFO modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-07 20:10:48 -07:00
Alex Forencich
57ffccba15 fpga/mqnic: Cleanup 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-07 18:50:55 -07:00
Alex Forencich
719231b878 fpga/mqnic/VCU118: Update VCU118 makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-07 18:41:15 -07:00
Alex Forencich
e0b31d9b94 fpga/mqnic: Add MAC-related parameters 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-07 18:35:42 -07:00
Alex Forencich
31ced63c91 fpga/mqnic: Add missing XGMII parameter connections 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-07 18:30:13 -07:00
Alex Forencich
2e387d3630 fpga/mqnic: Ensure class code lookup assistant is disabled in PCIe core instances 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-05 23:44:12 -07:00
Alex Forencich
06226ac777 fpga/mqnic: Fix PCIe subsystem vendor IDs on UltraScale devices 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-04 23:05:25 -07:00
Alex Forencich
7e497db017 fpga/mqnic: Clean up PCIe core instances 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-09-04 23:04:58 -07:00
Alex Forencich
36576d8981 Update MAC and PHY instances 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-28 17:22:34 -07:00
Alex Forencich
9095e7ae0b merged changes in eth 2023-08-28 12:26:02 -07:00
Alex Forencich
c5af0f726a fpga/mqnic: Use arrays for QSFP pins 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-28 12:21:09 -07:00
Alex Forencich
6e67bd652e fpga/mqnic/fb4CGg3: Add DRAM support on fb4CGg3 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-22 23:53:13 -07:00
Alex Forencich
f1884b98bf Add unified 10G/25G mqnic design for BittWare XUSP3S board 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-22 12:55:11 -07:00
Alex Forencich
24c758dbde fpga/mqnic/XUPP3R: Update XUP-P3R pins 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-22 12:53:43 -07:00
Alex Forencich
99645f894e Use shallow async FIFOs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-17 02:00:12 -07:00
Alex Forencich
053884506c merged changes in eth 2023-08-16 16:24:05 -07:00
Alex Forencich
a052b0eb32 Procedural generation of testbench drivers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-28 18:38:12 -07:00
Alex Forencich
6a6d1f0ac0 fpga/mqnic: Clean up some aditional file headers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 00:51:23 -07:00
Alex Forencich
789512c6da fpga/mqnic/VCU118: Use QSFP Si570 for both QSFP modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-19 17:49:46 -07:00
Alex Forencich
7d2f77a30b fpga/common: Connect xcvr_ctrl_rst to QPLLs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-17 18:44:42 -07:00
Alex Forencich
a99815800b fpga/common: Fix GT wrapper timing constraints when DRP interface is tied off 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-17 18:43:07 -07:00
Alex Forencich
ed4a26e2cb Update Vivado makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 18:45:01 -07:00
Alex Forencich
17443e9366 fpga/mqnic: Separate event and completion write instances 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-10 17:53:03 -07:00
Alex Forencich
bed12ee774 Consolidate CQs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-10 17:52:34 -07:00
Alex Forencich
265035769a Reorganize queue control registers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-07 01:19:19 -07:00
Alex Forencich
6887a4a004 fpga/mqnic/KR260: fix symlink 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-26 15:20:53 -07:00
Alex Forencich
448fa8eb4c Use SPDX 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-26 11:44:57 -07:00
Alex Forencich
9a93cfb5ad fpga/mqnic: Clean up readmes 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-26 00:08:49 -07:00
Alex Forencich
edc5903157 fpga/common: Fix FIFO status connections 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-25 18:35:21 -07:00
Alex Forencich
344fcd45fc fpga/mqnic: Testbench parameter clean-up 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-24 01:25:25 -07:00
Alex Forencich
b84b6b53cc fpga/common/tb: Fix testbench name 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-24 00:57:02 -07:00
Alex Forencich
a7e4c9e6eb fpga/common/tb: Fix testbench parameters in mqnic_core_axi testbench 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-24 00:56:47 -07:00
Alex Forencich
045b0c1c68 merged changes in pcie 2023-06-23 22:49:05 -07:00
Alex Forencich
acfd88a043 fpga/common: Update Stratix 10 core logic based on RX completion buffer size test results 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-06-21 16:12:58 -07:00