Alex Forencich
|
beaf1c6fbf
|
fpga/mqnic/ZCU106/fpga_zynqmp: Add support for Ubuntu for ZCU106 MPSoC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-06-02 01:53:24 -07:00 |
|
Alex Forencich
|
554369b33b
|
fpga/mqnic: Update makefile path handling
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-03-24 00:39:45 -07:00 |
|
Alex Forencich
|
5f1e74b0e1
|
Add PROJECT variable, remove multiple stem matches
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 13:33:09 -07:00 |
|
Alex Forencich
|
7017e7d49b
|
Explicitly set top module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 12:29:01 -07:00 |
|
Alex Forencich
|
ceb6a9ca06
|
Update clean target
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 12:26:39 -07:00 |
|
Alex Forencich
|
9c98f12392
|
Write debug probes file alongside bit file
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 23:37:54 -07:00 |
|
Alex Forencich
|
9628401780
|
Normalize output file location
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 21:47:53 -07:00 |
|
Andreas Braun
|
35517037e6
|
ZCU106/: Add design based on ZynqMP PS as host system, Vivado v2021.1
Signed-off-by: Andreas Braun <andreas.braun@missinglinkelectronics.com>
Signed-off-by: Joachim Förster <joachim.foerster@missinglinkelectronics.com>
|
2022-03-31 17:22:27 +02:00 |
|