Alex Forencich
|
cd51821bf7
|
Add parameters
|
2018-06-22 18:56:05 -07:00 |
|
Alex Forencich
|
298ae4defa
|
Update MAC module instantiation
|
2018-06-13 22:16:02 -07:00 |
|
Alex Forencich
|
855b593ce5
|
Minor updates to 10G example designs
|
2018-05-31 16:05:41 -07:00 |
|
Alex Forencich
|
0fd157964a
|
Happy new year
|
2018-02-26 12:50:51 -08:00 |
|
Alex Forencich
|
bd27156f35
|
AXI stream updates
|
2018-02-26 00:08:08 -08:00 |
|
Alex Forencich
|
69253d2d83
|
Update VCU108 example design
|
2017-06-01 06:48:50 -07:00 |
|
Alex Forencich
|
9b2ac9dfc1
|
Happy new year
|
2017-05-18 13:47:45 -07:00 |
|
Alex Forencich
|
270641b7a3
|
Update UDP modules and example designs to utilize UDP checksum modules
|
2016-09-30 22:15:21 -07:00 |
|
Alex Forencich
|
36af29db77
|
Add i2c init code for si570 reference oscillator
|
2016-08-03 14:44:10 -04:00 |
|
Alex Forencich
|
833d1dac81
|
Route 10G link status to LEDs
|
2016-07-28 09:57:36 -04:00 |
|
Alex Forencich
|
2365f4b6fc
|
Connect QSFP module control pins
|
2016-07-28 09:56:13 -04:00 |
|
Alex Forencich
|
795ae8a4db
|
Add 10G example design for VCU108 board
|
2016-07-26 14:14:16 -04:00 |
|