Alex Forencich
|
ceb6a9ca06
|
Update clean target
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-11 12:26:39 -07:00 |
|
Alex Forencich
|
9c98f12392
|
Write debug probes file alongside bit file
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 23:37:54 -07:00 |
|
Alex Forencich
|
9628401780
|
Normalize output file location
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-10 21:47:53 -07:00 |
|
Alex Forencich
|
caf2a0993b
|
fpga: Output hierarchical utilization reports
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-06 21:17:25 -07:00 |
|
Alex Forencich
|
2024ac60ec
|
Unified 10G/25G design for AU280
|
2022-03-14 21:37:40 -07:00 |
|