Alex Forencich
|
fa05d4ff3c
|
Add TX and RX enable inputs to MACs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-08-24 01:24:33 -07:00 |
|
Alex Forencich
|
20c542051d
|
Use cfg prefix for configuration signals
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2023-08-22 17:14:52 -07:00 |
|
Alex Forencich
|
6b18e56cb1
|
Add default_nettype none and resetall directives
|
2021-10-20 17:29:12 -07:00 |
|
Alex Forencich
|
0f2478d68c
|
Fix wires
|
2021-10-20 17:21:16 -07:00 |
|
Alex Forencich
|
a78627343d
|
Change default target parameter
|
2020-12-25 01:48:24 -08:00 |
|
Alex Forencich
|
fd908dd2aa
|
Clean up clock connections
|
2020-08-06 17:15:38 -07:00 |
|
Alex Forencich
|
27ed447005
|
Use common sync_reset module files
|
2020-03-27 18:27:45 -07:00 |
|
Alex Forencich
|
c5e886769a
|
Fix typo
|
2019-07-19 10:29:55 -07:00 |
|
Alex Forencich
|
16e5ec2106
|
Update example designs
|
2019-07-18 17:13:47 -07:00 |
|
Alex Forencich
|
978fdce95c
|
Minor fixes
|
2019-04-03 20:57:10 -07:00 |
|
Alex Forencich
|
0008956828
|
Add Arty example design
|
2019-03-28 19:38:55 -07:00 |
|