FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
2,158 Commits 1 Branch 0 Tags
Commit Graph

2158 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
38e3244caa Rework GT instances in ExaNIC X10 design 2021-10-18 00:34:06 -07:00
Alex Forencich
fa77fe54f3 Rework GT instances in ExaNIC X25 design 2021-10-18 00:32:37 -07:00
Alex Forencich
0a6665cada merged changes in eth 2021-10-17 22:55:09 -07:00
Alex Forencich
4aa672f8f3 Update example designs 2021-10-17 20:20:26 -07:00
Alex Forencich
625c48c59c Add transceiver reset watchdog 2021-10-17 20:19:04 -07:00
Alex Forencich
7594ac0775 Init and reset to same value 2021-10-17 02:13:14 -07:00
Alex Forencich
45ddd70036 merged changes in axis 2021-10-17 01:42:17 -07:00
Alex Forencich
2cd70281ea Properly zero synchronized pointer on one-sided reset 2021-10-17 01:23:02 -07:00
Alex Forencich
9d4d8508ae Unconditionally pass through ordered set data to simplify decode logic 2021-10-16 01:25:48 -07:00
Alex Forencich
247aeae845 Detect bad XGMII encodings in PHY TX 2021-10-16 00:50:48 -07:00
Alex Forencich
3b2e6874d8 Rework XGMII to BASE-R encoder implementation 2021-10-16 00:48:01 -07:00
Alex Forencich
9667ef1f9c Detect sequence errors 2021-10-16 00:03:35 -07:00
Alex Forencich
5258bdc312 Improve bad block detection 2021-10-15 23:58:35 -07:00
Alex Forencich
571394f99f Translate LPI control characters 2021-10-15 23:53:53 -07:00
Alex Forencich
5494f3b678 Rewrite resets 2021-10-15 23:33:35 -07:00
Alex Forencich
a540e50e1c Fix XGMII to BASE-R control character mapping 2021-10-15 16:14:02 -07:00
Alex Forencich
a539a76ec4 Add cocotb testbenches for 10G MAC+PHY modules 2021-10-15 01:37:10 -07:00
Alex Forencich
e7dddc0dfd Add cocotb testbenches for AXI stream BASE-R TX and RX modules 2021-10-15 01:08:14 -07:00
Alex Forencich
8b95b33bab Add cocotb testbench for 10G PHY 2021-10-15 01:07:26 -07:00
Alex Forencich
2d9f01f9fe Add cocotb testbenches for XGMII BASE-R encoder and decoder modules 2021-10-15 01:06:57 -07:00
Alex Forencich
c0e2eb2b07 Add BASE-R serdes models for cocotb 2021-10-15 00:36:56 -07:00
Alex Forencich
0dfd076f48 merged changes in eth 2021-10-13 18:22:19 -07:00
Alex Forencich
70cb88629b merged changes in axis 2021-10-13 18:17:45 -07:00
Alex Forencich
10e24cc5b1 Fix timing constraints 2021-10-13 18:07:45 -07:00
Alex Forencich
b7e8ca1311 Fix kernel module coding style 2021-10-13 16:51:32 -07:00
Alex Forencich
2c038c9b7b Update FIFO instance 2021-10-13 16:44:05 -07:00
Alex Forencich
74a7cc08e5 merged changes in eth 2021-10-13 16:41:04 -07:00
Alex Forencich
4c14289fb0 Fix instance name 2021-10-13 14:43:42 -07:00
Alex Forencich
e85deafca3 Update FIFO instance 2021-10-13 14:42:57 -07:00
Alex Forencich
1d187b9b87 merged changes in axis 2021-10-13 14:12:11 -07:00
Alex Forencich
4f1eabab17 Split async FIFO resets 2021-10-13 14:05:13 -07:00
Alex Forencich
5b49f09baa Fix kernel module coding style 2021-10-08 18:31:53 -07:00
Alex Forencich
1bce5827c9 Rework ethtool get_ts_info implementation 2021-10-08 17:47:22 -07:00
Alex Forencich
4294e5ea1d Use BIT macros 2021-10-08 16:55:56 -07:00
Alex Forencich
2fc87915e3 Update driver for i2c_board_info struct change in kernel 5.13 2021-10-05 22:20:16 -07:00
Alex Forencich
11f6522730 merged changes in pcie 2021-10-03 13:17:57 -07:00
Alex Forencich
8c5364e65a Update readme 2021-10-03 12:39:15 -07:00
Alex Forencich
cb6b15cae0 Reset error signal monitor 2021-10-03 12:17:57 -07:00
Alex Forencich
c41f0a823a Prevent latch inference 2021-10-03 11:55:27 -07:00
Alex Forencich
b2e34cd12a Byte count only needs 3 bits for single DWORD operations 2021-10-03 11:53:24 -07:00
Alex Forencich
ebac1a8be6 Derive length from op_read 2021-10-03 11:51:22 -07:00
Alex Forencich
04a80a4d35 Rework FIFO implementation for pcie_axil_master_minimal 2021-10-03 11:48:47 -07:00
Alex Forencich
85b8231abf Add IO operations to bad ops test for pcie_axil_master_minimal 2021-10-03 11:47:45 -07:00
Alex Forencich
bb74bdf2f7 Update pcie_axil_master module to support arbitrary memory operations 2021-10-03 11:46:55 -07:00
Alex Forencich
eea6b66f3f Add PCIe AXI master modules and testbenches 2021-10-02 00:59:18 -07:00
Alex Forencich
824e9fc758 Resize registers 2021-10-02 00:46:21 -07:00
Alex Forencich
c249081dd2 Use DRIVER_NAME define 2021-10-01 23:45:06 -07:00
Alex Forencich
75905778bc Use DRIVER_NAME define 2021-10-01 23:44:50 -07:00
Alex Forencich
437c69abc4 Call remove from shutdown 2021-10-01 18:25:31 -07:00
Alex Forencich
93aed3ede9 Remove UltraScale specific counters 2021-10-01 18:25:12 -07:00