FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
2,266 Commits 1 Branch 0 Tags
Commit Graph

177 Commits

Author SHA1 Message Date
Alex Forencich
d977cbdac2 Add feature bits 2019-08-19 23:43:52 -07:00
Alex Forencich
c9a17cdf90 Init scheduler queue state on reset 2019-08-13 13:51:50 -07:00
Alex Forencich
94c8dabad6 Rewrite scheduler 2019-08-13 00:45:01 -07:00
Alex Forencich
aeaabfeff5 Truncate high order address bits 2019-08-13 00:41:10 -07:00
Alex Forencich
d99f40db08 Add port CSRs 2019-08-13 00:27:09 -07:00
Alex Forencich
451acd3af5 Parametrize queue RAM width 2019-08-11 15:15:55 -07:00
Alex Forencich
1e06d7cca7 Clean up pipeline parameters 2019-08-11 09:55:10 -07:00
Alex Forencich
46fe4bbd97 Remove extraneous code 2019-08-11 00:34:50 -07:00
Alex Forencich
f6244afdd2 Add symlink 2019-08-11 00:33:22 -07:00
Alex Forencich
0709e4e09f Remove extraneous parameter 2019-07-28 16:01:05 -07:00
Alex Forencich
26f6774182 Parameter updates and documentation 2019-07-27 23:47:46 -07:00
Alex Forencich
ea7ccd182e Move MAC out of port module 2019-07-19 23:29:03 -07:00
Alex Forencich
eb92578699 Update FIFO instances 2019-07-19 16:17:36 -07:00
Alex Forencich
4b37a4484d Add TDMA round-robin scheduler 2019-07-19 15:40:53 -07:00
Alex Forencich
4c3f2412df Add TDMA BERT modules and testbenches 2019-07-19 15:28:57 -07:00
Alex Forencich
fcd8b1b8e9 Add driver simulation model 2019-07-17 16:46:12 -07:00
Alex Forencich
ce011453d6 Add interface module 2019-07-17 16:43:12 -07:00
Alex Forencich
351404813a Add port module 2019-07-17 16:42:39 -07:00
Alex Forencich
65f0ff28b5 Add Ethernet interface module 2019-07-17 16:41:21 -07:00
Alex Forencich
12f215fe26 Add round robin transmit scheduler 2019-07-17 16:40:35 -07:00
Alex Forencich
bda4e87371 Add event management modules 2019-07-17 16:39:59 -07:00
Alex Forencich
f94e83e520 Add transmit and receive engines 2019-07-17 16:38:57 -07:00
Alex Forencich
6100e3ad78 Add RX checksum module and testbench 2019-07-16 00:42:49 -07:00
Alex Forencich
a653f2d839 Add TDMA scheduler module and testbench 2019-07-16 00:19:22 -07:00
Alex Forencich
fc9a6c1c50 Add completion queue manager module and testbench 2019-07-16 00:16:07 -07:00
Alex Forencich
46f653f097 Add queue manager module and testbench 2019-07-16 00:15:50 -07:00
Alex Forencich
3d4ba0fa3f Add testbench symlinks 2019-07-16 00:15:25 -07:00