Alex Forencich
|
e8aaadd102
|
fpga: Clean up top-level PCIe interface parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-12-04 23:56:56 -08:00 |
|
Alex Forencich
|
d0cc106783
|
fpga: Remove redundant RX_RSS_ENABLE parameter
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-13 17:10:25 -07:00 |
|
Alex Forencich
|
01df80df86
|
fpga/mqnic: Disable MIGs by default
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 23:57:27 -07:00 |
|
Alex Forencich
|
5e52a52f5e
|
fpga/mqnic: Add MIGs and HBM controllers for most boards
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 19:00:49 -07:00 |
|
Alex Forencich
|
eb990643f2
|
fpga/mqnic: various minor cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-10-12 17:12:07 -07:00 |
|
Alex Forencich
|
1486da601f
|
fpga: Add clock period parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-09-04 12:03:35 -07:00 |
|
Alex Forencich
|
81648cf85b
|
fpga/mqnic: Clean up PCIe DMA IF flow control connections
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-08-03 23:04:05 -07:00 |
|
Alex Forencich
|
218f2e2bb3
|
25G designs use double width sync datapath by default
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-18 23:31:36 -07:00 |
|
Alex Forencich
|
ef5b2449dc
|
Add stretched PTP PPS output
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-18 22:25:58 -07:00 |
|
Alex Forencich
|
e0d92172d3
|
Separate PTP TX clock input
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-18 22:24:41 -07:00 |
|
Alex Forencich
|
729c3a0458
|
Update for PCIe shim changes, enable TLP straddling on US/US+ devices, and use 256 tags on US+ devices
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-07-08 22:07:18 -07:00 |
|
Alex Forencich
|
21b0f014a5
|
Switch to MSI-X
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-06-02 23:58:29 -07:00 |
|
Alex Forencich
|
5da044826d
|
Add board-level configuration parameter for TDMA BER module
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-18 11:25:58 -07:00 |
|
Alex Forencich
|
ed2d34153d
|
Use PHY rx_status signal for link status detection
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-17 00:46:05 -07:00 |
|
Alex Forencich
|
835f0d38f0
|
Update PTP subsystem to use separate clock for improved stability
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-06 17:46:16 -07:00 |
|
Alex Forencich
|
c2fea3a616
|
Add port register blocks with support for PHY link status reporting
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-04 09:03:37 -07:00 |
|
Alex Forencich
|
cfdd6f5455
|
Decouple transmit completion handling from PTP timestamping
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-05-01 17:41:47 -07:00 |
|
Alex Forencich
|
7f8bbe30de
|
Add application ID
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-21 13:15:45 -07:00 |
|
Alex Forencich
|
ba70498518
|
fpga: Add DMA immediate connections and parameters
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-20 15:00:58 -07:00 |
|
Alex Forencich
|
1ffbd2d8d3
|
mqnic/fpga/XUPP3R: Add 10G, 25G, and 100G mqnic designs for BittWare XUP-P3R board
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2022-04-16 12:33:50 -07:00 |
|