FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity
1,589 Commits 1 Branch 0 Tags
Commit Graph

9 Commits

Author SHA1 Message Date
Alex Forencich
89d7042aeb Add CMS IP to all Alveo designs 2021-01-31 14:17:49 -08:00
Alex Forencich
151ed7e179 Add extra reset registers 2021-01-31 11:10:03 -08:00
Alex Forencich
91edbbf3dc Rename port and interface modules 2020-11-26 15:05:59 -08:00
Alex Forencich
d6810db7f5 Add extra output register for flash interface to improve routability and timing 2020-10-08 19:22:28 -07:00
Alex Forencich
b57905eed6 Fix flash IDs 2020-10-02 20:30:05 -07:00
Alex Forencich
9dbac6d446 Add QSPI flash access and IPROG for Alveo 2020-09-29 21:12:05 -07:00
Alex Forencich
c8f5bb235c Remove extraneous clock connections 2020-08-19 18:33:41 -07:00
Alex Forencich
20eac98bde Clean up 2020-07-14 00:33:12 -07:00
Alex Forencich
6433275139 Add 10G mqnic design for Alveo U280 2020-07-12 11:33:18 -07:00