FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
1,074 Commits 1 Branch 0 Tags
Commit Graph

20 Commits

Author SHA1 Message Date
Alex Forencich
cb1dc8fb15 Optimize FCS verification in 10G/25G MAC modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-01-13 15:47:30 -08:00
Alex Forencich
2ce89aec09 Use generate blocks for Ethernet FCS computation 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-07-24 19:52:55 -07:00
Alex Forencich
c7f3b4632b Simplify logic 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-07-24 16:08:34 -07:00
Alex Forencich
ebd5f04e2d Remove unnecessary resets 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-07-24 10:14:54 -07:00
Alex Forencich
0ad02db4a8 Fix PTP timestamp capture in axis_xgmii_rx_32 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-05-16 17:18:02 -07:00
Alex Forencich
80a25731b8 Fix MAC RX PTP timestamp in sideband 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-05-15 17:58:47 -07:00
Alex Forencich
6b18e56cb1 Add default_nettype none and resetall directives 2021-10-20 17:29:12 -07:00
Alex Forencich
5494f3b678 Rewrite resets 2021-10-15 23:33:35 -07:00
Alex Forencich
3b959b2765 CRC handling logic optimizations 2019-06-16 17:39:28 -07:00
Alex Forencich
320a45c4ab Remove unused state bit 2019-06-16 17:33:14 -07:00
Alex Forencich
8bb243cd35 MAC termination detect timing optimizations 2019-06-16 15:44:41 -07:00
Alex Forencich
4f97303e44 Remove unused code 2019-06-16 15:38:35 -07:00
Alex Forencich
938479c246 MAC RX timing optimizations 2019-06-16 00:36:50 -07:00
Alex Forencich
82fe5a6bdd Add PTP timestamp capture logic to MACs 2019-06-07 16:38:36 -07:00
Alex Forencich
e644ce3895 Add start packet strobe timing outputs to MAC modules 2019-01-31 17:00:23 -08:00
Alex Forencich
32d889b20d Remove unreachable code 2019-01-16 13:26:14 -08:00
Alex Forencich
6b85aed564 Any control characters in packet considered an error 2018-11-08 13:34:32 -08:00
Alex Forencich
ebe31e811c Use parameters for control characters 2018-11-08 13:15:47 -08:00
Alex Forencich
d2fedc4134 Rename ports 2018-11-07 22:35:06 -08:00
Alex Forencich
de69975872 Add AXI stream XGMII RX and TX modules and testbenches 2018-10-23 23:34:43 -07:00