FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
2,521 Commits 1 Branch 0 Tags
Commit Graph

2521 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
744a1126e0 Update cocotbext-pcie 2022-03-15 21:51:56 -07:00
Alex Forencich
e983ad519f Update documentation URL 2022-03-15 17:56:38 -07:00
Alex Forencich
0a385385d4 Update list of designs 2022-03-15 17:56:02 -07:00
Alex Forencich
623b758598 Print PCIe bridge information during driver load 2022-03-15 17:55:29 -07:00
Alex Forencich
fdabde6d0f Remove deprecated assignments 2022-03-15 17:52:12 -07:00
Alex Forencich
1291d7b1b7 Add pipeline registers to TDMA BER modules 2022-03-15 17:40:27 -07:00
Alex Forencich
25421b8994 Update placement constraints 2022-03-15 15:28:43 -07:00
Alex Forencich
39691759aa Unified 10G/25G design for VCU118 2022-03-14 21:40:29 -07:00
Alex Forencich
202f407686 Unified 10G/25G design for VCU1525 2022-03-14 21:39:55 -07:00
Alex Forencich
b10ff8b4a7 Unified 10G/25G design for AU250 2022-03-14 21:39:13 -07:00
Alex Forencich
74be2d9b57 Unified 10G/25G design for AU200 2022-03-14 21:38:31 -07:00
Alex Forencich
2024ac60ec Unified 10G/25G design for AU280 2022-03-14 21:37:40 -07:00
Alex Forencich
67bd69a8d7 Unified 10G/25G design for AU50 2022-03-14 21:36:30 -07:00
Alex Forencich
e9d52516fb Unified 10G/25G design for ExaNIC X25 2022-03-14 19:12:58 -07:00
Alex Forencich
1fadd2f361 Unified 10G/25G design for ADM-PCIE-9V3 2022-03-14 18:50:40 -07:00
Alex Forencich
e5c6f7cf01 Unified 10G/25G design for fb2CG@KU15P 2022-03-14 17:44:31 -07:00
Alex Forencich
8168469ec8 Update config.tcl 2022-03-14 14:45:38 -07:00
Alex Forencich
4fc7e0b9d8 Use rsvg instead of inkscape for SVG conversion 2022-03-14 00:47:27 -07:00
Alex Forencich
f379d4225c Update readme 2022-03-13 23:44:11 -07:00
Alex Forencich
df8f3de64f Add requirements.txt for sphinx 2022-03-13 23:40:25 -07:00
Alex Forencich
1647377eb9 Update sphinx config 2022-03-13 23:35:14 -07:00
Alex Forencich
bc488dac9c Remove old block diagram 2022-03-13 23:33:34 -07:00
Alex Forencich
8345c1711d Update readme 2022-03-13 23:32:41 -07:00
Alex Forencich
1e601cff56 Initial commit of sphinx documentation 2022-03-13 23:32:01 -07:00
Alex Forencich
2ca96463fe Add driver debug print for number of configured IRQs 2022-03-04 23:55:51 -08:00
Alex Forencich
8fc832bbd2 Parametrization update 2022-03-04 15:37:49 -08:00
Alex Forencich
8e2e6c6026 Fix testbench 2022-03-04 00:01:33 -08:00
Alex Forencich
51877b2bfd Combined write and verify operation 2022-03-03 22:48:53 -08:00
Alex Forencich
d325d0df3e Minor cleanup 2022-03-03 22:48:24 -08:00
Alex Forencich
3d5395a7ca Update makefile 2022-03-03 22:46:18 -08:00
Alex Forencich
7fa621bddf Clean up types 2022-03-03 22:45:38 -08:00
Alex Forencich
e3799aa1bf Add missing dummy reads 2022-03-03 22:44:32 -08:00
Alex Forencich
d5f1da7f08 Print PCIe device ID, if available 2022-03-03 22:44:05 -08:00
Alex Forencich
d9e79c9923 Rename cores to match transceiver type 2022-03-03 22:41:34 -08:00
Alex Forencich
29f97dc663 Update ZCU106 to use new wrapper 2022-03-03 22:26:06 -08:00
Alex Forencich
a373753d6e Update VCU108 to use new wrapper 2022-03-03 22:23:43 -08:00
Alex Forencich
3ef15abcef Update VCU118 to use new wrapper 2022-03-03 22:14:18 -08:00
Alex Forencich
59eac3d2e5 Update ExaNIC X10 to use new wrapper 2022-03-03 20:38:55 -08:00
Alex Forencich
16111eb7a8 Update AU50 to use new wrapper 2022-03-03 20:15:06 -08:00
Alex Forencich
8fff75577a Update AU280 to use new wrapper 2022-03-03 19:53:49 -08:00
Alex Forencich
3472efd219 Update AU250 to use new wrapper 2022-03-03 17:49:08 -08:00
Alex Forencich
f8950897bc Update AU200 to use new wrapper 2022-03-03 17:34:42 -08:00
Alex Forencich
180ff33c7e Update VCU1525 to use new wrapper 2022-03-03 17:03:24 -08:00
Alex Forencich
37a4c41636 Update ADM-PCIE-9V3 to use new wrapper 2022-03-03 15:40:36 -08:00
Alex Forencich
7bbc777c98 Update ExaNIC X25 to use new wrapper 2022-03-03 15:32:17 -08:00
Alex Forencich
8851b3b1ad Add build automation scripts 2022-03-02 23:20:59 -08:00
Alex Forencich
2cc3dbd5cc Update DRP info 2022-03-02 23:12:02 -08:00
Alex Forencich
a54b673d54 Explicitly set equalizer mode 2022-03-02 23:11:49 -08:00
Alex Forencich
348aae9687 Update fb2CG@KU15P designs to use new wrapper 2022-03-02 17:38:47 -08:00
Alex Forencich
e91de95955 Fix rb_drp timing constraint for write enable signal 2022-03-02 17:31:17 -08:00