FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
1,930 Commits 1 Branch 0 Tags
Commit Graph

1930 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
1a3c68812f Update readme 2021-05-18 22:33:01 -07:00
Alex Forencich
0d21ea80ea Update readme 2021-05-18 22:16:50 -07:00
Alex Forencich
0c493c4ba1 Update readme 2021-05-18 22:11:32 -07:00
Alex Forencich
28686fb115 Update readme 2021-05-18 22:05:44 -07:00
Alex Forencich
20c7967715 Update readme 2021-05-18 19:16:48 -07:00
Alex Forencich
bf6fddd1db Add Stratix 10 MX 10G example design 2021-05-18 19:16:30 -07:00
Alex Forencich
40265a3e1c Add timing constraints for Quartus Prime Pro 2021-05-18 18:30:33 -07:00
Alex Forencich
7751aba8da Reorganize timing constraints 2021-05-18 16:15:41 -07:00
Alex Forencich
f236e7dff1 merged changes in axis 2021-05-18 16:03:37 -07:00
Alex Forencich
b7f3faa628 Add timing constraints for Quartus Prime Pro 2021-05-18 16:02:36 -07:00
Alex Forencich
e9f7723312 Reorganize timing constraints 2021-05-16 23:28:00 -07:00
Alex Forencich
5e1329a992 Rework PHY bitslip timing 2021-05-05 00:35:43 -07:00
Alex Forencich
c021d01c26 Update example design readmes 2021-05-04 15:48:12 -07:00
Alex Forencich
7b2a0a1aed Update testbenches 2021-04-28 20:54:44 -07:00
Alex Forencich
1a046d8e82 Update testbenches 2021-04-15 23:30:14 -07:00
Alex Forencich
314ea7dbf9 Update readme 2021-04-12 22:55:49 -07:00
Alex Forencich
a45c36e802 Update testbenches 2021-04-12 22:55:38 -07:00
Alex Forencich
77ff92f02b Avoid sampling own outputs 2021-04-05 20:38:05 -07:00
Alex Forencich
244f136ca7 Remove travis-ci 2021-04-03 17:09:12 -07:00
Alex Forencich
b56bc11598 Update readme 2021-04-03 17:00:18 -07:00
Alex Forencich
397a253584 Add Github Actions regression testing 2021-04-03 16:57:14 -07:00
Alex Forencich
c884efc1f3 Add test durations for pytest-split 2021-04-03 16:56:54 -07:00
Alex Forencich
74c1014671 Add cocotb testbenches 2021-04-03 16:53:08 -07:00
Alex Forencich
17ba806687 Add tox and pytest configuration 2021-04-03 16:36:46 -07:00
Alex Forencich
9d99ec0096 Update wrapper generators 2021-04-03 16:34:42 -07:00
Alex Forencich
3df18fafdd Use nonblocking assignment 2021-04-03 16:33:45 -07:00
Alex Forencich
0916fb6686 Enable PTP on NetFPGA SUME 2021-04-01 21:58:32 -07:00
Alex Forencich
1bb5d8ab56 Add PTP support at 100G on VCU118 2021-04-01 18:02:58 -07:00
Alex Forencich
cf6e8bba99 Add PTP support at 100G on ADM-PCIE-9V3 2021-04-01 18:02:26 -07:00
Alex Forencich
d4b009b6d2 Add PTP support at 100G on VCU1525 2021-04-01 17:25:57 -07:00
Alex Forencich
2d20ee2807 Add PTP support at 100G on Alveo U50 2021-04-01 17:08:06 -07:00
Alex Forencich
275c0e98e9 Add PTP support at 100G on Alveo U250 2021-04-01 16:53:00 -07:00
Alex Forencich
77bb4b9dd8 Add PTP support at 100G on Alveo U200 2021-04-01 16:52:00 -07:00
Alex Forencich
2975e075d4 Add PTP support at 100G on Alveo U280 2021-04-01 16:31:23 -07:00
Alex Forencich
31c902685a Add PTP support at 100G on fb2CG@KU15P 2021-04-01 16:29:52 -07:00
Alex Forencich
8b70695fa0 merged changes in eth 2021-03-30 22:25:28 -07:00
Alex Forencich
2796e681c9 Prevent latch inference 2021-03-30 22:23:40 -07:00
Alex Forencich
5d6723cc69 merged changes in pcie 2021-03-30 21:54:12 -07:00
Alex Forencich
5f90e39e59 Use correct assignment type 2021-03-30 21:53:01 -07:00
Alex Forencich
c7896bef92 Use correct assignment type 2021-03-30 21:50:25 -07:00
Alex Forencich
2afbd1f15b Enable PTP in 25G designs 2021-03-30 18:53:52 -07:00
Alex Forencich
1aeeb0bbe2 Update designs for PTP CDC and Ethernet MAC module changes 2021-03-30 16:41:31 -07:00
Alex Forencich
1c9430823b merged changes in pcie 2021-03-30 16:20:33 -07:00
Alex Forencich
7993bc0125 merged changes in axi 2021-03-30 16:20:28 -07:00
Alex Forencich
f673470cf2 merged changes in eth 2021-03-30 16:20:04 -07:00
Alex Forencich
31c7349f90 Rewrite PTP clock CDC module for improved performance and timing closure at 25G 2021-03-30 15:57:46 -07:00
Alex Forencich
42950abf12 Refactor PTP period output, implement error output 2021-03-30 15:25:34 -07:00
Alex Forencich
9c8e8430ab Include misc device name in debug output 2021-03-30 15:05:54 -07:00
Alex Forencich
00d69a341c Test with sample clock on and off 2021-03-27 14:44:36 -07:00
Alex Forencich
55359c1755 Report difference in ns 2021-03-27 14:44:21 -07:00