FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
1,172 Commits 1 Branch 0 Tags
Commit Graph

1172 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
20c542051d Use cfg prefix for configuration signals 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-22 17:14:52 -07:00
Alex Forencich
f92a94d278 merged changes in axis 2023-08-16 16:19:04 -07:00
Alex Forencich
7823b916bf Implement MARK_WHEN_FULL option in FIFOs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-16 12:50:12 -07:00
Alex Forencich
6020d09214 Reorganize FIFO write logic 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 18:55:02 -07:00
Alex Forencich
c3cd676c5d Test DROP_WHEN_FULL parameter 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:59:57 -07:00
Alex Forencich
c4f298de6f Add overflow test, previous test is actually an oversize frame test 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:59:30 -07:00
Alex Forencich
330d6f41fc Send more data in stress tests 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:59:14 -07:00
Alex Forencich
3a665f0ded Compute DEPTH based on FIFO data width 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:58:35 -07:00
Alex Forencich
7febd080c9 Use FIFO depth in overflow test 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:58:22 -07:00
Alex Forencich
ac2c0fdac8 Read configuration directly from DUT 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:57:30 -07:00
Alex Forencich
62c2148c8f Add pause functionality to FIFO modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:57:16 -07:00
Alex Forencich
e308c9559a Rewrite width converter to reduce resource consumption 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:56:54 -07:00
Alex Forencich
31bac4e21f Reorganize FIFO adapter wrappers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-08-14 16:56:33 -07:00
Alex Forencich
d6fc68947b Procedural generation of testbench drivers 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-27 20:25:08 -07:00
Alex Forencich
6b00ff29c8 merged changes in axis 2023-07-27 01:45:14 -07:00
Alex Forencich
1628a1a043 Reorganize pipeline FIFO to facilitate placement constraints 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-27 01:43:36 -07:00
Alex Forencich
10da93fec4 Add depth status outputs to FIFOs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 20:02:43 -07:00
Alex Forencich
2be72bb758 Refactor pointer handling in FIFOs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 18:47:43 -07:00
Alex Forencich
9cb38fa2a0 Remove extraneous parameters 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 16:48:28 -07:00
Alex Forencich
a443e8862c Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 14:59:19 -07:00
Alex Forencich
4f7c0ebe2a merged changes in axis 2023-07-26 14:53:57 -07:00
Alex Forencich
9bc052de8b Another update to async FIFO timing constraints to deal with OOC clock constraints 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-26 14:53:01 -07:00
Alex Forencich
02ce168c63 Improve PTP-related tests 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-24 01:01:54 -07:00
Alex Forencich
fa173f93e5 Avoid testbench reset during alignment test 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-24 00:57:43 -07:00
Alex Forencich
70cc19ff15 Add MAC control layer to core 1G and 10G MAC modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-23 22:24:42 -07:00
Alex Forencich
78284572ef Remove XDC constraints that do not apply to Artix 7 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-23 18:35:22 -07:00
Alex Forencich
ba5a883433 Add pause/PFC modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-23 16:31:33 -07:00
Alex Forencich
6d5cda5986 Add MAC control layer modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-22 00:47:15 -07:00
Alex Forencich
b1177eb4ed Rename HXT100G to HTG-640 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 18:17:26 -07:00
Alex Forencich
5d349c9cb2 Enable overtemp shutdown in constraints files 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 18:17:12 -07:00
Alex Forencich
f4a8561652 Add HTG-9200 + HTG 6x QSFP28 example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 18:16:59 -07:00
Alex Forencich
6bf727d3ef Add VCU118 + HTG 6x QSFP28 example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 18:16:20 -07:00
Alex Forencich
31901754a6 Add FMC pins to VCU118 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 16:55:55 -07:00
Alex Forencich
19a76cbaf9 Add FMC pins to VCU108 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 16:55:44 -07:00
Alex Forencich
72a35c08ef Clean up FMC+ pins on HTG-9200 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 16:55:19 -07:00
Alex Forencich
bdc974a60c Reorganize HTG-9200 PLL config 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-21 16:34:11 -07:00
Alex Forencich
efb3747967 Add IO delay false paths to HTG-9200 constraints file 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-20 21:15:20 -07:00
Alex Forencich
4a65e3594c Connect all PLL control lines on HTG-9200 board 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-20 01:17:49 -07:00
Alex Forencich
375b12865f Use QSFP Si570 for both QSFP modules on VCU118 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-19 17:00:33 -07:00
Alex Forencich
1be196279f Fix FIFO instances in S10DX example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-17 11:05:24 -07:00
Alex Forencich
2858aaaef7 Add TX PTP timestamp enable bit in tuser 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-17 10:58:40 -07:00
Alex Forencich
50b6f53387 Update testbench clock frequencies 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-15 01:53:31 -07:00
Alex Forencich
d3fb11b2c3 Use unified 10G/25G design for HTG9200 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 21:35:42 -07:00
Alex Forencich
412df8fea0 Use unified 10G/25G design for fb2CG@KU15P 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 21:34:53 -07:00
Alex Forencich
026a302c1c Use unified 10G/25G design for ExaNIC X25 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 20:45:47 -07:00
Alex Forencich
5dc38f11b7 Use unified 10G/25G design for Alveo VCU1525 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 20:42:40 -07:00
Alex Forencich
a221adc468 Use unified 10G/25G design for Alveo U50 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 20:40:38 -07:00
Alex Forencich
147435dfe1 Use unified 10G/25G design for Alveo U280 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 20:38:34 -07:00
Alex Forencich
ea80d853ed Use unified 10G/25G design for Alveo U250 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 19:53:21 -07:00
Alex Forencich
0b18633bb1 Use unified 10G/25G design for Alveo U200 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2023-07-13 19:49:25 -07:00