FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common/rtl
History
Alex Forencich ba55a3c1ed fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-11-28 18:57:10 -08:00
..
avst2axis.v
Only use avst_empty at end of frame
2022-07-22 23:00:09 -07:00
axis2avst.v
Add 25G mqnic design for DE10-Agilex
2022-07-19 23:43:22 -07:00
cmac_gty_ch_wrapper.v
fpga/common: Connect xcvr_ctrl_rst to QPLLs
2023-07-17 18:44:42 -07:00
cmac_gty_wrapper.v
fpga: Remove redundant RX PTP clock
2023-10-27 22:40:40 -07:00
cmac_pad.v
Use SPDX
2023-06-26 11:44:57 -07:00
cpl_op_mux.v
Use SPDX
2023-06-26 11:44:57 -07:00
cpl_queue_manager.v
Reorganize queue control registers
2023-07-07 01:19:19 -07:00
cpl_write.v
Use SPDX
2023-06-26 11:44:57 -07:00
desc_fetch.v
Use SPDX
2023-06-26 11:44:57 -07:00
desc_op_mux.v
Use SPDX
2023-06-26 11:44:57 -07:00
eth_xcvr_phy_10g_gty_quad_wrapper.v
fpga/mqnic: UltraScale devices use qpllrsvd pins for PCIe rate control
2023-11-27 17:25:42 -08:00
eth_xcvr_phy_10g_gty_wrapper.v
fpga/mqnic: UltraScale devices use qpllrsvd pins for PCIe rate control
2023-11-27 17:25:42 -08:00
event_mux.v
Use SPDX
2023-06-26 11:44:57 -07:00
i2c_single_reg.v
fpga/common: Add I2C single reg module
2023-06-10 20:17:55 -07:00
led_sreg_driver.v
fpga: Move led_sreg_driver into common
2023-04-27 14:12:42 -07:00
mac_ts_insert.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_core_axi.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_core_pcie_ptile.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_core_pcie_s10.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_core_pcie_us.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_core_pcie.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_core.v
fpga/mqnic: Fix AXIL_CSR_ADDR_WIDTH parameter
2023-11-28 18:57:10 -08:00
mqnic_dram_if.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_egress.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_ingress.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_interface_rx.v
Consolidate CQs
2023-07-10 17:52:34 -07:00
mqnic_interface_tx.v
Consolidate CQs
2023-07-10 17:52:34 -07:00
mqnic_interface.v
fpga/common/rtl: Update scheduler block parameters and PTP connections
2023-11-14 21:51:15 -08:00
mqnic_l2_egress.v
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_l2_ingress.v
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_port_map_mac_axis.v
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_port_map_phy_xgmii.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_port_rx.v
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_port_tx.v
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_port.v
Generate pause frames on TX
2023-09-10 23:22:50 -07:00
mqnic_ptp_clock.v
Use new PTP time distribution subsystem
2023-11-07 21:57:07 -08:00
mqnic_ptp_perout.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_ptp.v
Use new PTP time distribution subsystem
2023-11-07 21:57:07 -08:00
mqnic_rb_clk_info.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_rx_queue_map.v
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_tx_scheduler_block_rr_tdma.v
fpga/common/rtl: Update scheduler block parameters and PTP connections
2023-11-14 21:51:15 -08:00
mqnic_tx_scheduler_block_rr.v
fpga/common/rtl: Update scheduler block parameters and PTP connections
2023-11-14 21:51:15 -08:00
queue_manager.v
Reorganize queue control registers
2023-07-07 01:19:19 -07:00
rb_drp.v
Use SPDX
2023-06-26 11:44:57 -07:00
rx_checksum.v
Use SPDX
2023-06-26 11:44:57 -07:00
rx_engine.v
Consolidate CQs
2023-07-10 17:52:34 -07:00
rx_fifo.v
Generate pause frames on TX
2023-09-10 23:22:50 -07:00
rx_hash.v
Use SPDX
2023-06-26 11:44:57 -07:00
stats_collect.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
stats_counter.v
fpga/common: Rework stats counter to use pipeline and infer URAM
2022-12-01 17:15:56 -08:00
stats_dma_if_axi.v
fpga/mqnic: Clean up PCIe DMA IF flow control connections
2022-08-03 23:04:05 -07:00
stats_dma_if_pcie.v
fpga/mqnic: Clean up PCIe DMA IF flow control connections
2022-08-03 23:04:05 -07:00
stats_dma_latency.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
stats_pcie_if.v
Update PCIe TLP interface parametrization
2022-06-05 14:31:10 -07:00
stats_pcie_tlp.v
Update PCIe TLP interface parametrization
2022-06-05 14:31:10 -07:00
tdma_ber_ch.v
Update MAC and PHY instances
2023-08-28 17:22:34 -07:00
tdma_ber.v
Update MAC and PHY instances
2023-08-28 17:22:34 -07:00
tdma_scheduler.v
Use SPDX
2023-06-26 11:44:57 -07:00
tx_checksum.v
Use SPDX
2023-06-26 11:44:57 -07:00
tx_engine.v
Consolidate CQs
2023-07-10 17:52:34 -07:00
tx_fifo.v
Generate pause frames on TX
2023-09-10 23:22:50 -07:00
tx_req_mux.v
Use SPDX
2023-06-26 11:44:57 -07:00
tx_scheduler_ctrl_tdma.v
Use SPDX
2023-06-26 11:44:57 -07:00
tx_scheduler_rr.v
Use SPDX
2023-06-26 11:44:57 -07:00