FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl
History
Andreas Braun 01b97322c1 Fix reg to wire declaration 
Signed-off-by: Andreas Braun <andreas.braun@missinglinkelectronics.com>
2021-12-16 00:27:43 -08:00
..
arbiter.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
axis_arb_mux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_client_axis_sink.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_client_axis_source.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_if_axi_rd.v
Fix reg to wire declaration
2021-12-16 00:27:43 -08:00
dma_if_axi_wr.v
Remove debug code
2021-11-16 00:10:50 -08:00
dma_if_axi.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_if_desc_mux.v
Indexing updates
2021-12-02 16:59:16 -08:00
dma_if_mux_rd.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_if_mux_wr.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_if_mux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_if_pcie_rd.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_if_pcie_us_rd.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_if_pcie_us_wr.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_if_pcie_us.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_if_pcie_wr.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_if_pcie.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
dma_psdpram_async.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_psdpram.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
dma_ram_demux_rd.v
Fix multi-driven net issue when S_RAM_SEL_WIDTH = 0
2021-12-02 16:50:26 -08:00
dma_ram_demux_wr.v
Fix multi-driven net issue when S_RAM_SEL_WIDTH = 0
2021-12-10 17:39:49 +01:00
dma_ram_demux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_axi_dma_desc_mux.v
Indexing updates
2021-12-02 16:59:16 -08:00
pcie_axi_master_rd.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_axi_master_wr.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
pcie_axi_master.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_axil_master_minimal.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
pcie_axil_master.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
pcie_s10_cfg.v
Add PCIe interface shim for Stratix 10 GX/SX/TX/MX H-Tile/L-Tile
2021-11-02 22:29:57 -07:00
pcie_s10_if_rx.v
Add PCIe interface shim for Stratix 10 GX/SX/TX/MX H-Tile/L-Tile
2021-11-02 22:29:57 -07:00
pcie_s10_if_tx.v
Add PCIe interface shim for Stratix 10 GX/SX/TX/MX H-Tile/L-Tile
2021-11-02 22:29:57 -07:00
pcie_s10_if.v
Add PCIe interface shim for Stratix 10 GX/SX/TX/MX H-Tile/L-Tile
2021-11-02 22:29:57 -07:00
pcie_s10_msi.v
Add PCIe interface shim for Stratix 10 GX/SX/TX/MX H-Tile/L-Tile
2021-11-02 22:29:57 -07:00
pcie_tlp_demux_bar.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_tlp_demux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_tlp_mux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axi_dma_rd.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
pcie_us_axi_dma_wr.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 22:28:05 -07:00
pcie_us_axi_dma.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axi_master_rd.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axi_master_wr.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axi_master.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axil_master.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axis_cq_demux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_axis_rc_demux.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_cfg.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_if_cc.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_if_cq.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_if_rc.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_if_rq.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_if.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pcie_us_msi.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
priority_encoder.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00
pulse_merge.v
Add default_nettype none and resetall directives
2021-10-20 17:49:30 -07:00