This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
corundum
Watch
1
Star
0
Fork
0
You've already forked corundum
mirror of
https://github.com/corundum/corundum.git
synced
2025-01-16 08:12:53 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
corundum
/
fpga
/
mqnic
/
VCU118
/
fpga_25g
/
rtl
History
Alex Forencich
09128df360
Add SCHED_PER_IF parameter to split scheduler count from port count
2022-03-28 15:20:33 -07:00
..
common
Unified 10G/25G design for VCU118
2022-03-14 21:40:29 -07:00
debounce_switch.v
Unified 10G/25G design for VCU118
2022-03-14 21:40:29 -07:00
fpga_core.v
Add SCHED_PER_IF parameter to split scheduler count from port count
2022-03-28 15:20:33 -07:00
fpga.v
Add SCHED_PER_IF parameter to split scheduler count from port count
2022-03-28 15:20:33 -07:00
sync_signal.v
Unified 10G/25G design for VCU118
2022-03-14 21:40:29 -07:00
