FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic/AU50/fpga_10g/rtl
History
Alex Forencich 151ed7e179 Add extra reset registers
2021-01-31 11:10:03 -08:00
..
common
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00
fpga_core.v
Rename port and interface modules
2020-11-26 15:05:59 -08:00
fpga.v
Add extra reset registers
2021-01-31 11:10:03 -08:00
sync_signal.v
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00