FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/tb
History
Alex Forencich ede73b434a Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
..
axis_ep.py
Unconditionally wait at least one delta cycle
2019-07-16 00:30:19 -07:00
ll_ep.py
Unconditionally wait at least one delta cycle
2019-07-16 00:30:19 -07:00
test_arbiter_rr.py
Fix test naming
2018-09-09 13:52:13 -07:00
test_arbiter_rr.v
Happy new year
2018-02-26 12:25:20 -08:00
test_arbiter.py
Update testbenches to use instances()
2018-06-13 22:26:10 -07:00
test_arbiter.v
Happy new year
2018-02-26 12:25:20 -08:00
test_axis_adapter_8_64.py
Test shorter frames
2019-04-26 18:36:09 -07:00
test_axis_adapter_8_64.v
Rename ports
2018-10-25 10:19:32 -07:00
test_axis_adapter_64_8.py
Test shorter frames
2019-04-26 18:36:09 -07:00
test_axis_adapter_64_8.v
Rename ports
2018-10-25 10:19:32 -07:00
test_axis_arb_mux_4_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_arb_mux_4_64.v
Add parameters to testbench
2018-12-09 00:05:38 -08:00
test_axis_arb_mux_4.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_arb_mux_4.v
Add parameters to testbench
2018-12-09 00:05:38 -08:00
test_axis_async_fifo_64.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_fifo_64.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_fifo_adapter_8_64.py
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_async_fifo_adapter_8_64.v
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_async_fifo_adapter_64_8.py
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_async_fifo_adapter_64_8.v
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_async_fifo.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_fifo.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_frame_fifo_64.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_frame_fifo_64.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_frame_fifo.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_async_frame_fifo.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_broadcast_4.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_broadcast_4.v
Add AXI stream broadcast module and testbench
2019-02-27 19:46:30 -08:00
test_axis_cobs_decode.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_cobs_decode.v
Update FIFO instance, rename ports
2018-10-25 10:17:58 -07:00
test_axis_cobs_encode_zero_frame.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_cobs_encode_zero_frame.v
Update FIFO instance, rename ports
2018-10-25 10:17:58 -07:00
test_axis_cobs_encode.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_cobs_encode.v
Update FIFO instance, rename ports
2018-10-25 10:17:58 -07:00
test_axis_crosspoint_4x4_64.py
Convert generated crosspoint to verilog parametrized crosspoint
2018-10-24 13:44:39 -07:00
test_axis_crosspoint_4x4_64.v
Convert generated crosspoint to verilog parametrized crosspoint
2018-10-24 13:44:39 -07:00
test_axis_crosspoint_4x4.py
Convert generated crosspoint to verilog parametrized crosspoint
2018-10-24 13:44:39 -07:00
test_axis_crosspoint_4x4.v
Convert generated crosspoint to verilog parametrized crosspoint
2018-10-24 13:44:39 -07:00
test_axis_demux_4_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_demux_4_64.v
Convert generated demux to verilog parametrized demux
2018-10-24 22:16:05 -07:00
test_axis_demux_4.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_demux_4.v
Convert generated demux to verilog parametrized demux
2018-10-24 22:16:05 -07:00
test_axis_fifo_64.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_fifo_64.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_fifo_adapter_8_64.py
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_fifo_adapter_8_64.v
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_fifo_adapter_64_8.py
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_fifo_adapter_64_8.v
Add PIPELINE_OUTPUT parameter to FIFO adapter modules
2020-09-07 00:22:55 -07:00
test_axis_fifo.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_fifo.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_frame_fifo_64.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_frame_fifo_64.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_frame_fifo.py
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_frame_fifo.v
Add pararametrizable output pipeline to FIFOs
2020-09-07 00:14:22 -07:00
test_axis_frame_join_4.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_frame_join_4.v
Update parameter ordering
2018-10-25 10:20:17 -07:00
test_axis_frame_len_8.py
Add AXI stream frame length measurement module and testbenches
2019-03-07 22:57:46 -08:00
test_axis_frame_len_8.v
Add AXI stream frame length measurement module and testbenches
2019-03-07 22:57:46 -08:00
test_axis_frame_len_64.py
Add AXI stream frame length measurement module and testbenches
2019-03-07 22:57:46 -08:00
test_axis_frame_len_64.v
Add AXI stream frame length measurement module and testbenches
2019-03-07 22:57:46 -08:00
test_axis_frame_length_adjust_8.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_frame_length_adjust_8.v
Update FIFO instance, rename ports
2018-10-25 10:15:16 -07:00
test_axis_frame_length_adjust_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_frame_length_adjust_64.v
Update FIFO instance, rename ports
2018-10-25 10:15:16 -07:00
test_axis_frame_length_adjust_fifo_64.py
Convert FIFOs to use DEPTH parameter instead of ADDR_WIDTH
2019-07-18 11:27:25 -07:00
test_axis_frame_length_adjust_fifo_64.v
Convert FIFOs to use DEPTH parameter instead of ADDR_WIDTH
2019-07-18 11:27:25 -07:00
test_axis_frame_length_adjust_fifo.py
Convert FIFOs to use DEPTH parameter instead of ADDR_WIDTH
2019-07-18 11:27:25 -07:00
test_axis_frame_length_adjust_fifo.v
Convert FIFOs to use DEPTH parameter instead of ADDR_WIDTH
2019-07-18 11:27:25 -07:00
test_axis_ll_bridge.py
Rename ports
2018-10-25 11:19:28 -07:00
test_axis_ll_bridge.v
Rename ports
2018-10-25 11:19:28 -07:00
test_axis_mux_4_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_mux_4_64.v
Convert generated mux to verilog parametrized mux
2018-10-24 18:23:14 -07:00
test_axis_mux_4.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_mux_4.v
Convert generated mux to verilog parametrized mux
2018-10-24 18:23:14 -07:00
test_axis_ram_switch_1x4_256_64.py
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_ram_switch_1x4_256_64.v
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_ram_switch_4x1_64_256.py
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_ram_switch_4x1_64_256.v
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_ram_switch_4x4_64_64.py
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_ram_switch_4x4_64_64.v
Pipeline RAM output in RAM switch
2020-09-03 15:55:45 -07:00
test_axis_rate_limit_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_rate_limit_64.v
Rename ports
2018-10-25 11:30:35 -07:00
test_axis_rate_limit.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_rate_limit.v
Rename ports
2018-10-25 11:30:35 -07:00
test_axis_register_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_register_64.v
Rename ports and add reg_type parameter to axis_register
2018-10-24 14:35:08 -07:00
test_axis_register.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_register.v
Rename ports and add reg_type parameter to axis_register
2018-10-24 14:35:08 -07:00
test_axis_srl_fifo_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_srl_fifo_64.v
Rename ports
2018-10-25 11:52:08 -07:00
test_axis_srl_fifo.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_srl_fifo.v
Rename ports
2018-10-25 11:52:08 -07:00
test_axis_srl_register_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_srl_register_64.v
Rename ports
2018-10-25 11:56:52 -07:00
test_axis_srl_register.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_srl_register.v
Rename ports
2018-10-25 11:56:52 -07:00
test_axis_stat_counter.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_stat_counter.v
Rename ports
2018-10-25 11:59:13 -07:00
test_axis_switch_4x4_64.py
Change parameter concatenation to increments of DEST_WIDTH
2019-03-28 23:49:04 -07:00
test_axis_switch_4x4_64.v
Pass all parameters in testbenches
2019-07-24 15:26:49 -07:00
test_axis_switch_4x4.py
Change parameter concatenation to increments of DEST_WIDTH
2019-03-28 23:49:04 -07:00
test_axis_switch_4x4.v
Pass all parameters in testbenches
2019-07-24 15:26:49 -07:00
test_axis_tap_64.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_tap_64.v
Rename ports
2018-10-25 12:00:34 -07:00
test_axis_tap.py
Testbench updates
2019-03-07 22:51:40 -08:00
test_axis_tap.v
Rename ports
2018-10-25 12:00:34 -07:00
test_ll_axis_bridge.py
Rename ports
2018-10-25 11:19:28 -07:00
test_ll_axis_bridge.v
Rename ports
2018-10-25 11:19:28 -07:00
test_priority_encoder.py
Update testbenches to use instances()
2018-06-13 22:26:10 -07:00
test_priority_encoder.v
Happy new year
2018-02-26 12:25:20 -08:00