This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
corundum
Watch
1
Star
0
Fork
0
You've already forked corundum
mirror of
https://github.com/corundum/corundum.git
synced
2025-01-16 08:12:53 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
corundum
/
fpga
/
mqnic
/
VCU1525
/
fpga_100g
/
rtl
History
Alex Forencich
240ce56ccf
Add pipeline registers, floorplanning constraints for VCU1525 100G design
2021-01-13 20:54:42 -08:00
..
common
Add 100G mqnic design for VCU1525
2020-01-16 23:36:32 -08:00
debounce_switch.v
Add 100G mqnic design for VCU1525
2020-01-16 23:36:32 -08:00
fpga_core.v
Add pipeline registers, floorplanning constraints for VCU1525 100G design
2021-01-13 20:54:42 -08:00
fpga.v
Add output registers for I2C interface to improve timing
2020-10-13 23:52:52 -07:00
sync_signal.v
Add 100G mqnic design for VCU1525
2020-01-16 23:36:32 -08:00
