FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common/rtl
History
Alex Forencich 540e7eb1de Fix offset
2021-12-02 16:46:35 -08:00
..
cmac_pad.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
cpl_op_mux.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
cpl_queue_manager.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
cpl_write.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
desc_fetch.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
desc_op_mux.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
event_mux.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_core_axi.v
Support using separate clock for PTP timestamps on RX path
2021-11-18 23:56:51 -08:00
mqnic_core_pcie_s10.v
Support using separate clock for PTP timestamps on RX path
2021-11-18 23:56:51 -08:00
mqnic_core_pcie_us.v
Support using separate clock for PTP timestamps on RX path
2021-11-18 23:56:51 -08:00
mqnic_core_pcie.v
Update mux instances
2021-11-30 15:36:24 -08:00
mqnic_core.v
Fix clock connections
2021-11-30 16:39:27 -08:00
mqnic_interface.v
Fix offset
2021-12-02 16:46:35 -08:00
mqnic_port.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_ptp_clock.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_ptp_perout.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_ptp.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_tx_scheduler_block_rr_tdma.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
mqnic_tx_scheduler_block_rr.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
queue_manager.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
rx_checksum.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
rx_engine.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
rx_hash.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
stats_collect.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
stats_counter.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
stats_dma_if_pcie.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
stats_dma_latency.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
stats_pcie_if.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
stats_pcie_tlp.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
tdma_ber_ch.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
tdma_ber.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
tdma_scheduler.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
tx_checksum.v
Remove debug code
2021-11-06 16:14:32 -07:00
tx_engine.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-06 16:14:22 -07:00
tx_scheduler_ctrl_tdma.v
Add default_nettype none and resetall directives
2021-10-20 21:53:39 -07:00
tx_scheduler_rr.v
Limit scheduler pipeline to a single AXI lite operation
2021-11-19 16:29:16 -08:00