This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
corundum
Watch
1
Star
0
Fork
0
You've already forked corundum
mirror of
https://github.com/corundum/corundum.git
synced
2025-01-16 08:12:53 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
corundum
/
tb
/
dma_if_axi_rd
History
Alex Forencich
7cae50fa10
Support zero-length operations in AXI DMA interface modules
2022-03-30 23:40:02 -07:00
..
dma_psdp_ram.py
Add AXI DMA interface modules and testbenches
2021-10-20 13:04:17 -07:00
Makefile
Compute RAM_SEG_ADDR_WIDTH from RAM_ADDR_WIDTH
2022-02-15 00:39:46 -08:00
test_dma_if_axi_rd.py
Support zero-length operations in AXI DMA interface modules
2022-03-30 23:40:02 -07:00
