FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/example/ExaNIC_X10/fpga/rtl
History
Alex Forencich 5f6e7f721c Update testbench
2019-01-31 18:12:07 -08:00
..
fpga_core.v
Update testbench
2019-01-31 18:12:07 -08:00
fpga.v
Switch out Xilinx PHY core in ExaNIC X10 example design
2019-01-18 13:49:46 -08:00
sync_reset.v
Add ExaNIC X10 example design
2019-01-08 17:22:01 -08:00
sync_signal.v
Add ExaNIC X10 example design
2019-01-08 17:22:01 -08:00