FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/syn/vivado
History
Alex Forencich 59d37ee850 Add AXI virtual FIFO 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-03-28 20:59:47 -07:00
..
axi_vfifo_raw_rd.tcl
Add AXI virtual FIFO
2023-03-28 20:59:47 -07:00
axi_vfifo_raw_wr.tcl
Add AXI virtual FIFO
2023-03-28 20:59:47 -07:00
axi_vfifo_raw.tcl
Add AXI virtual FIFO
2023-03-28 20:59:47 -07:00
axi_vfifo.tcl
Add AXI virtual FIFO
2023-03-28 20:59:47 -07:00
axil_cdc.tcl
Update timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-01-17 13:40:36 -08:00