FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic/AU280/fpga_25g/rtl
History
Alex Forencich 5da044826d Add board-level configuration parameter for TDMA BER module 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-05-18 11:25:58 -07:00
..
common
Unified 10G/25G design for AU280
2022-03-14 21:37:40 -07:00
fpga_core.v
Add board-level configuration parameter for TDMA BER module
2022-05-18 11:25:58 -07:00
fpga.v
Add board-level configuration parameter for TDMA BER module
2022-05-18 11:25:58 -07:00
sync_signal.v
Unified 10G/25G design for AU280
2022-03-14 21:37:40 -07:00