FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/example/AU280/fpga/rtl
History
Alex Forencich 068ea6edc2 Add example design for Alveo U280
2021-11-18 16:27:48 -08:00
..
common
Add example design for Alveo U280
2021-11-18 16:27:48 -08:00
fpga_core.v
Add example design for Alveo U280
2021-11-18 16:27:48 -08:00
fpga.v
Add example design for Alveo U280
2021-11-18 16:27:48 -08:00
sync_reset.v
Add example design for Alveo U280
2021-11-18 16:27:48 -08:00
sync_signal.v
Add example design for Alveo U280
2021-11-18 16:27:48 -08:00